Semester-I

ADVANCED MACHINE LEARNING AND DEEP LEARNING

Course Code	MEC101	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03

Course Learning objectives:

• To understand the fundamental concepts of machine learning and its applications

- To master the concepts of classification and clustering techniques.
- To develop a deep understanding of convolutional neural networks (CNNs) and their architecture.
- To apply deep learning techniques to large-scale datasets and real-world problems.

Module-1

Introduction to Machine Learning: Introduction, Training, Rote Learning, Learning Concepts, General-to-Specific Ordering, Version Spaces, Candidate Elimination, Inductive Bias, Decision-Tree Induction, The Problem of Overfitting, The Nearest Neighbor Algorithm, Learning Neural Networks, Supervised Learning, Unsupervised Learning, Reinforcement Learning.

RBT Levels: L2, L3

Module-2

Neural Networks: Introduction, Neurons, Perceptrons, Multilayer Neural Networks, Recurrent Networks, Unsupervised Learning Networks, Evolving Neural Networks.

RBT Levels: L3

Module-3

Convolutional Neural Networks: The operation, Pooling, Convolution and Pooling as an infinitely strong prior, Variants of the basic functions, efficient algorithms, Random or Unsupervised Features, Neuroscientific Basis for Convolutional Networks.

Module-4

Recurrent Neural Networks: RNN, Bidirectional RNN, Encoder-Decoder Sequence to sequence architecture, Deep Recurrent Networks, Recursive Neural Networks, The Long Short Term Memory and other Gated RNNs, Optimization for Long Term Dependencies.

RBT Levels: L3

RBT Levels: L3, L4

Module-5

Applications: Large-Scale Deep Learning, Computer Vision, Speech Recognition, Natural Language Processing, Other Applications.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of **25 Marks**
- 2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.

RBT Levels: L3

- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Books

- 1. Artificial Intelligence Illuminated Ben Coppin
- 2. Deep Learning Ian Goodfellow, Yoshua Bengio, Aaron Courville
- 3. Fundamentals of Deep Learning Nikhil Budama
- 4. Neural Networks and Deep Learning Charu Aggarwal
- 5. Hands-on Deep Learning Algorithms with Python Sudharsan Ravichandran

Web links and Video Lectures (e-Resources):

• <u>https://nptel.ac.in/</u>

Skill Development Activities Suggested

- Individual or group projects to apply learned concepts to real-world problems.
- Regular coding assignments to reinforce theoretical concepts.
- Experimentation with different libraries and frameworks (e.g., TensorFlow, PyTorch, Scikit-learn).
- Guest lectures from industry experts to provide insights into current trends.

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
C01	Demonstrate a comprehensive understanding of machine learning and deep	L2
	learning fundamentals and their applications.	
CO2	Apply various machine learning algorithms and deep learning architectures to solve	L3
	complex problems.	
CO3	Develop and implement machine learning models using appropriate programming	L4
	languages and tools.	

Semester- I

ADVANCED EMBEDDED SYSTEMS			
Course Code	MEC102	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory +10 hours Lab	Total Marks	100
Credits	04	Exam Hours	03

Course Learning Objectives:

1. To understand the difference between Embedded Systems and General Computing Systems

2. To understand the Classification of Embedded Systems based on Performance, Complexity along with the Domains and Areas of Applications of Embedded Systems

3. Analysis of a Real Life example on the bonding of Embedded Technology with Human Life

4. To understand the difference between Microcontrollers and ARM Cortex processors.

5. To learn Programming using assembly and C language, CMSIS for variety of End Applications.

Module - 1

Embedded System: Embedded v/s General Computing System, classification, application and purpose ofES. Core of an Embedded System, Memory, Sensors, Actuators, LED, Optocoupler, Communication Interface, Reset circuits, RTC, WDT, Characteristics and Quality Attributes of Embedded Systems.

RBT Levels: L2, L3

Module - 2

Hardware Software Co-Design: Embedded firmware design approaches, computational models, embeddedfirmware development languages, Integration and testing of Embedded Hardware and firmware, Components inembedded system development environment(IDE), Files generated during compilation, simulators, emulators and debugging.

RBT Levels: L3

Module - 3

ARM - 32 bit Microcontroller: Thumb-2 technology and applications of ARM, Architecture of ARM Cortex M3, Various Units in the architecture, General Purpose Registers, Special Registers, exceptions, interrupts, stack operation, reset sequence.

RBT Levels: L3

Instruction Sets: Assembly basics, Instruction list and description, useful instructions,MemorySystems, Memory maps, Cortex M3 implementation overview, pipeline and bus interface, Exceptions, Nested Vector interrupt controller design, Systick Timer, Cortex- M3 Programming using assembly and C language, CMSIS.

Module - 4

RBT Levels: L3

Module - 5

Introduction to RISC - V: Operations of the Computer Hardware, Operands of the Computer Hardware, Signed and Unsigned Numbers, Representing Instructions in the Computer, Logical Operations, Instructions for Making Decisions, RISC-V Addressing for Wide Immediate and Addresses, Parallelism and Instructions: Synchronization

RBT Levels: L3, L4

	ΡΡΑΓΤΙΓΑΙ ΓΟΜΡΟΝΕΝΤ ΟΕ ΙΡΓΓ
	Using suitable simulation software in Linux
	Develop and test Assembly Language Program (ALP) using ARM/RISC Processor
1	
1.	Develop and test programs:
	a) To create child process and display it's ID.
	b) Execute child process function using switch structure.
2.	Develop and test the program for a multi-threaded application, where communication is through shared memory for the conversion of lowercase text touppercase text.
3.	Develop program for inter-thread communication using message queue. Data is to be input from the keyboard for the chosen application.
4.	Create 'n' number of child threads. Each thread prints the message "I'm in thread number" and sleeps for 50 ms and then quits. The main thread waits for complete execution of all the child threads and then quits. Compile and execute in Linux.
5.	Implement the multi-thread application satisfying the following:
	a) Two child threads are created with normal priority.
	b) Thread 1 receives and prints its priority and sleeps for 50ms and then quits.
	c) Thread 2 prints the priority of the thread 1 and rises its priority to above normal and retrieves
	the new priority of thread 1, prints it and then quits.
	d) The main thread waits for the child thread to complete its job and quits.
6.	Write ALP to find the square of a number (1 to 10) using look-up table.
7.	Write an ALP to arrange a series of 32 bit numbers in ascending/descending order.
8.	Write an ALP to count the number of ones and zeros in two consecutive memory locations.
9.	Interface a simple Switch and display its status through Relay, Buzzer and LED. (Study Expt.)
10.	Implement a clock capable of displaying (and being set to the correct time). Include an alarm facility which can be set by the user and will 'go off' at the correct time.

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester EndExam (SEE) is 50%. Theminimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks inSEE is 40% of themaximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than50% (50 marks out of 100) in the sum total oftheCIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

CIE for the theory component of IPCC

- 1. Two Tests each of 20 Marks
- 2. Two assignments each of 10 Marks / One Skill Development Activity of 20 Marks
- 3. Total Marks of two tests and two assignments / One Skill Development Activity added will be CIE for 60 Marks, marks scored will be proportionally scaled down to 30 Marks.

CIE for the practical component of IPCC

- 1. On completion of every experiment / program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The 15 Marks are for conducting the experiment and preparation of the laboratory record, the other 05 Marks shall be for the test conducted at the end of the semester.
- 2. The CIE marks awarded in the case of the Practical component shall be based on the continuousevaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- 3. The laboratory test at the end /after completion of all the experimentsshall be conducted for 50 Marks and scaled down to 05 Marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for 20marks.

SEEfor IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03hours)

- 1. The question paper will be set for 100 marks and marks scored will be scaled downproportionately to 50marks.
- 2. The question paper will have ten questions. Each question isset for 20marks.
- 3. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), should have a mixof topics under that module.
- 4. The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

1. The minimum marks to be secured in CIE to appear for SEE shall be the 15 (50% of maximum marks-30) in the theory component and 10 (50% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20marks.

2. SEE will beconducted for 100marks and students shall secure 40% of the maximum marks toqualify in the SEE. Marks secured will be scaled down to 50. (Student has to secure an aggregate of 50% of maximum marks of the course(CIE+SEE)

Suggested Learning Resources:

Text Books

- 1. 'Introduction to embedded systems', K. V.Shibu, TMH education Pvt.Ltd., 2009.
- 2. 'The Definitive Guide to the ARM Cortex-M3', Joseph Yiu, Newnes, (Elsevier), 2ndedn, 2010.
- 3. 'Computer Organization and Design RISC-V Edition', David A. Patterson, John L. Hennessy, Morgan Kaufmann, ISBN: 9780128122761.

Reference Books

1. 'Embedded systems - A contemporary design tool', James K.Peckol, JohnWiley, 2008

Web links and Video Lectures (e-Resources):

https://nptel.ac.in/

Skill Development Activities Suggested

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research / testing / projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve incase studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments toenhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work ondifferent software/s (tools) tosimulate, analyze and authenticate the output tointerpret and conclude.

Course outcome (Course Skill Set)

Course Outcomes	Blooms Level
Understand the basic hardware components and their selection methods based onthe attributes ofEmbedded Systems	L2
Describe the code design process and firmware design approaches	L2
Acquaint the knowledge of ARM Cortex M3Processor and its salient features.	L3
Understand the basics of RISC – V Architecture.	L3
Apply and use Programming Techniques for different End Uses	L3, L4
	Course OutcomesUnderstand the basic hardware components and their selection methods based onthe attributes ofEmbedded SystemsDescribe the code design process and firmware design approachesAcquaint the knowledge ofARM Cortex M3Processor anditssalient features.Understand the basics of RISC – V Architecture.Apply and use Programming Techniques for different End Uses

Semester- I			
D	IGITAL CIRCUITS & LOGIC DES	SIGN	
Course Code	MEC103	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Course Learning objectives:			
 Understand the concepts of sequences 	uential machines		
 Design Sequential Machines/Cir 	cuits		
• Analyze the faults in the design	of circuits		
• Apply fault detection experimer	its to sequential circuits		
	Module-1		
Threshold Logic: Introductory Concept	s, Synthesis of Threshold Netwo	rks	
Capabilities, Minimization, and Tran	sformation of Sequential Mad	chines: The Finite- State	e Model, Further
Definitions, Capabilities.	-		
		RE	BT Levels: L2, L3
	Module-2		
Fault detection by path sensitizing:	Detection of multiple faults.	Failure-Tolerant Design.	Ouadded Logic.
Reliable Design and Fault Diagnosis Haz	ards: Fault Detection in Combina	ational Circuits	Quuuuou 20810,
			RBT Levels: L3
	Module-3		
Fault-location experiments: Boolean I	Differences, Limitations of Finite	e – State Machines, State	Equivalence and
Machine Minimization, Simplification of	Incompletely Specified Machine	S.	•
			RBT Levels: L3
	Module-4		
Structure of Sequential Machines: In	ntroductory Example, State Ass	ignments Using Partition	ns, The Lattice of
closed Partitions, Reductions of the Out	put Dependency, Input Indepen	dence and Autonomous (Clocks, Covers and
Generation of closed Partitions by sta	te splitting, Information Flow	in Sequential Machines	, decompositions,
Synthesis of Multiple Machines.			
			RBT Levels: L3
	Module-5		
State Identifications and Fault-Detect	ion Experiments:		
Homing Experiments, Distinguishing Ex	periments, Machine Identificatio	on, Fault Detection Exper	iments, Design of
Diagnosable Machines, Second Algorithm	n for the Design of Fault Detection	on Experiments, Fault-De	tection.
	0	1,,	

RBT Levels: L3, L4

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks
- 2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs
- The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.

Suggested Learning Resources:

Textbook:

1. 'Switching and Finite Automata Theory', Zvi Kohavi, TMH, ISBN: 978_0_07_099387_7, 2nd Edition, 2008.

Reference Books:

- 1. 'Digital Circuits and logic Design', Charles Roth Jr., Cengage Learning, 7thedition, 2014.
- 2. 'Fault Tolerant and Fault Testable Hardware Design', Parag K Lala, Prentice Hall Inc. 1985.
- 3. 'Introductory Theory of Computer', E. V. Krishnamurthy, Macmillan Press Ltd, 1983
- 4. 'Theory of computer science Automata, Languages and Computation', Mishra & Chandrasekaran, 2ndEdition, PHI, 2004.

Web links and Video Lectures (e-Resources):

https://nptel.ac.in/

Skill development activities: Under Skill development activities in a concerning course, the students should

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.

Course outcome (Course Skill Set)

CO	Description	Blooms Level
C01	Able to understand the concepts of sequential machines.	L2
CO2	Able to understand the Sequential Machines/Circuits.	L2
CO3	Able to understand the structure of sequential machines.	L2
CO4	Able to analyse the faults in the design of circuits.	L3, L4
C05	Able to analyse fault detection experiments to sequential circuits.	L3, L4

Semester-I

ASIC DESIGN			
Course Code	MEC114A	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3

Course Learning objectives:

•To learn ASIC methodologies and programmable logic cells to implement a function on IC.

• To Analyse back-end physical design flow, including partitioning, floor-planning, placement, and routing.

• To Gain sufficient theoretical knowledge for carrying out FPGA and ASIC designs

Module-1

Introduction to ASICs: Full custom, Semi-custom and Programmable ASICs, ASIC Design flow, ASIC cell libraries. **CMOS Logic**: Data path Logic Cells: Data Path Elements, Adders: Carry skip, Carry bypass, Carry save, Carryselect, Conditional sum, Multiplier (Booth encoding), Data path Operators, I/O cells, Cell Compilers.

Module-2

ASIC Library Design: Logical effort: Predicting Delay, Logical area and logical efficiency, Logical paths, Multi-stage cells, Optimum delay and number of stages, library cell design.

Programmable ASIC Logic Cells: MUX as Boolean function generators, Acted ACT: ACT 1, ACT 2 and ACT 3 Logic Modules, Xilinx LCA:XC3000 CLB, Altera FLEX and MAX, Programmable ASIC I/O Cells: Xilinx and Altera I/O Block

RBT Levels: L2, L3

RBT Levels: L2

Module-3

Low-level design entry: Schematic entry: Hierarchical design, The cell library, Names, Schematic Icons & Symbols, Nets, Schematic Entry for ASICs, Connections, vectored instances & buses, Edit in place, attributes, Netlist screener.

ASIC Construction: Physical Design, CAD Tools System partitioning, Estimating ASIC size. **Partitioning:** Goals and objectives, Constructive Partitioning, Iterative Partitioning Improvement, KL, FM and Look Ahead algorithms.

RBT Levels: L2, L3

Module-4

Floor planning and placement: Goals and objectives, Measurement of delay in Floor planning, Floor planning tools, Channel definition, I/O and Power planning and Clock planning.

Placement: Goals and Objectives, Min-cut Placement algorithm, Iterative Placement Improvement, Time driven placement methods, Physical Design Flow.

RBT Levels: L2, L3

Module-5

Routing: Global Routing - Goals and objectives, Global Routing Methods, Global routing between blocks, Back-annotation. Detailed Routing - Goals and objectives, Measurement of Channel Density, Left-Edge Algorithm, Area-Routing Algorithms, Multilevel routing, Timing –Driven detailed routing, Final routing steps, Special Routing, Circuit extraction and DRC.

RBT Levels: L3, L4

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks
- 2. Two assignments each of **25 Marks**or **oneSkill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.

Suggested Learning Resources:

Books

- 1. Michael John Sebastian Smith, "Application Specific Integrated Circuits", Addison- Wesley Professional, 2005
- 2. Neil H.E. Weste, David Harris, and Ayan Banerjee, "CMOS VLSI Design: A Circuits and Systems Perspective", Addison Wesley/ Pearson education 3rdedition, 2011
- 3. Vikram Arkalgud Chandrasetty, "VLSI Design: A Practical Guide for FPGA and ASIC Implementations" Springer, ISBN: 978-1-4614-1119-2. 2011
- 4. Rakesh Chadha, Bhasker J, "An ASIC Low Power Primer", Springer, ISBN: 978-14614-4270-7.
- 5. Peter J. Ashenden Digital Design (Verilog): An Embedded Systems Approach Using Verilog, 1st Edition, Kindle Edition.

Web links and Video Lectures (e-Resources):

• <u>https://nptel.ac.in/</u>

Skill Development Activities Suggested

- Activity Based Learning (Suggested Activities in Class)/ Practical Based learning
- Real world Problem Solving: Applying the ASIC front end and backend concepts.

Course outcome (Course Skill Set)

Description	Blooms Level
Describe the concepts of ASIC design methodology, data path elements, logical effort.	L2
Analyze the design of ASICs suitable for specific tasks, perform design entry and	L3
explain the physical design flow.	
Design data path elements for ASIC cell libraries and compute optimum path delay.	L3
Create floor plan including partition and routing with the use of CAD algorithms	L3,L4
Design CAD algorithms and explain how these concepts interact in ASIC design.	L3,L4
	DescriptionDescribe the concepts of ASIC design methodology, data path elements, logical effort.Analyze the design of ASICs suitable for specific tasks, perform design entry and explain the physical design flow.Design data path elements for ASIC cell libraries and compute optimum path delay.Create floor plan including partition and routing with the use of CAD algorithmsDesign CAD algorithms and explain how these concepts interact in ASIC design.

ADVANCED COMPUTER NETWORKING					
Course Code MEC114B CIE Marks 50					
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50		
Total Hours of Pedagogy	40	Total Marks	100		
Credits	3	Exam Hours	3		

Course Learning objectives: This Course will enable students to

- Focus on advanced networking concepts for next generation network architecture and design.
- Acquire knowledge about SDN and virtualization for designing next generation networks.

Module-1

Medium Access Control Sub Layer: Wireless LANs, Broadband Wireless, Bluetooth, RFID. **The Network Layer:** Network Layer Design Issues, Congestion Control Algorithms, Quality of Service, The Network Layer in the Internet.

RBT Levels: L2

Module-2

The Application Layer: The Domain Name System, Electronic Mail, The World Wide Web.

RBT Levels: L2, L3

Module-3

Software Defined Network (SDN): Evolution of Switches and Control Planes, Cost, SDN Implications for Research and Innovation

Genesis of SDN: The Evolution of Networking Technology, Forerunners of SDN, Software Defined Networking is Born, Sustaining SDN Interoperability, Open Source Contributions, Network Virtualization

How SDN Works: Fundamental Characteristics of SDN, SDN Operation, SDN Devices, SDN Controller, SDN Applications, Alternate SDN Methods

RBT Levels: L2, L3

RBT Levels: L2, L3

Module-4

The Openflow Specification: OpenFlow Overview, OpenFlow 1.0 and OpenFlow Basics, OpenFlow Additions - 1.1, 1.2, 1.3, 1.4, 1.5, Improving OpenFlow Interoperability, Optical Transport Protocol Extensions, OpenFlow Limitations

Module-5

Network Functions Virtualization: Definition of NFV, Virtualize, Standards, OPNFV, Leading NFV Vendors, SDN Vs NFV, In-Line Network Functions.

SDN Open Source: SDN Open Source Landscape, The OpenFlow Open Source Environment, Profiles of SDN Open Source Users, OpenFlow Source Code, Switch Implementations, Controller Implementations, SDN Applications, Orchestration and Network Virtualization, Simulation, Testing and Tools, Open Source Cloud Software, Example: Applying SDN Open Source.

RBT Levels: L3, L4

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks
- 2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and Pos.

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module.

Suggested Learning Resources:

Text Books:

- 1. Andrew S. Tanenbaum, David J. Wetherall, Computer Network, 5th Edition. Pearson Education.
- 2. Paul Goransson, Chuck Black and Timothy Culver, Software Defined Networks A Comprehensive Approach, 2nd Edition, 2017, Morgan Kaufmann.

Reference books:

- 1. Behrouz A. Forouzan, Data Communications and Networking, Fourth Edition, Tata McGraw Hill, 2007.
- 2. James F Kurose, Keith W Ross, Computer Networking- A Top-down Approach Featuring the Internet, 7th Edition, 2017, Pearson Education.
- 3. Alberto Leon Garcia, Indra Widjaja, Communication Networks-Fundamental Concepts and Key Architectures, Fifth reprint 2002, Tata McGraw Hill.

Web links and Video Lectures (e-Resources):

• <u>https://nptel.ac.in/</u>

Skill Development Activities Suggested

• The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill.

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
C01	Understand advanced concepts and next generation networks.	L2
CO2	Analyze network Algorithms, Protocols and their functionalities.	L3
CO3	Comprehend features of SDN and its application to next generation systems.	L3
CO4	Analyze the performance of various server implementations.	L3, L4

ADVANCED SIGNAL PROCESSING				
Course Code	MEC114C	CIE Marks	50	
Teaching Hours/Week (L:P:SDA)3:0:0SEE Marks50				
Total Hours of Pedagogy	40	Total Marks	100	
Credits	03	Exam Hours	03	

Course Learning objectives:

- To know the analysis of discrete time signals.
- To study the modern digital signal processing algorithms and applications.
- To Have an in-depth knowledge of use of digital systems in real time applications
- To apply the algorithms for wide area of recent applications.

Module-1

Analysis of Discrete Time Signals: Basic elements of a DSP System – Review of Sampling and Quantisation – Sampling theorem for low pass and band pass signals, uniform and non-uniform quantization, Application of quantisation in lossy compression of signals – Lloyd Max quantizer; Fourier analysis of Continuous and Discrete time signals –Review of Fourier series and Fourier transform, Discrete Time Fourier Transform (DTFT), Discrete Fourier Transform (DFT), Interpretation of DFT Spectrum, Review of DFT properties – Convolution and correlation, Convolution of long sequences, Leakage effect, Windowing – Introduction to other transforms : Discrete Cosine Transform (DCT), Walsh Hadamard Transform (WHT), Karhunen Loeve Transform (KLT) – Applications.

RBT Levels: L2, L3

Module-2

Digital Filters and Implementation: Review of FIR and IIR filter design – Notch filter– Comb filter– All pass filters – Applications – Structures for digital filter realization: Signal flow graph and block diagram representations, FIR and IIR Filter structures, Lattice structures – Finite word length effects – Fixed-point and floating-point DSP arithmetic, Effects of quantization, Scaling, Limit cycles in fixed point realizations of IIR digital filters, Limit cycles due to overflow. Quantization effect in DFT and FFT computation.

RBT Levels: L3, L4

Module-3

Multirate Signals and Systems: Introduction to multirate signal processing with applications, Multirate System Fundamentals – Decimation and Interpolation, Transform domain analysis of Decimators and Interpolators, Decimation and Interpolation filters, Fractional sampling rate alteration, Practical sampling rate converter design. **RBT Levels:** L3, L4

Module-4

Introduction to 2-D Signals and Systems: Polyphase decomposition and efficient structures – Introduction to digital filter banks – The DFT filter bank, Two Channel Quadrature Mirror Filter bank (QMF), Perfect Reconstruction.

RBT Levels: L3, L4

Module-5

Introduction to 2-D Signals and Systems: Elementary 2D signals – Linear shift Invariant systems – Separability – 2D convolution – Introduction to 2D transforms: 2D DFT, 2D DCT, Applications.

RBT Levels: L3, L4

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks
- 2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module.

Suggested Learning Resources:

Books

- 1. John G. Proakis, Dimitris G. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications, 4th Edition, Pearson India, 2007.
- 2. P.P. Vaidyanathan, Multirate systems and filter banks, 2nd Edition, Pearson Education India, 1992.
- 3. Lim J. S., Two-dimensional signal and image processing, Prentice Hall, 1990.
- 4. K Deergha Rao, M N S Swamy, Digital Signal Processing: Theory and Practice, Springer, 2018.
- 5. Steven W. Smith, The Scientist and Engineer's Guide to Digital Signal Processing, California, 1999.
- 6. Mitra S. K., Digital Signal Processing: A Computer Based Approach, McGraw-Hill Publishing Company, 2013

Web links and Video Lectures (e-Resources):

• <u>https://nptel.ac.in/</u>

Skill Development Activities Suggested

• Mini Project in the area Advanced signal processing using modern tools like MATLAB, Python etc.

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
C01	Analyze the effect of sampling and quantisation of signals and appraise its relevance with reference to applications.	L2, L3
CO2	Formulate various transform domain representations of 1D and 2D signals and demonstrate their applications with reference to practical signals.	L3, L4
CO3	Examine finite word length effects and design practical filters for real life.	L3, L4
C04	Demonstrate the effect of sampling rate converters and design distortion free digital filter banks illustrating their applications to process real life signals.	L3, L4
C05	Analyze and choose architectures to efficiently implement the DSP systems for various applications taking into consideration the practical aspects.	L3, L4

Semester-1

POWER CONVERTERS			
Course Code	MEC114D	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Course Learning objectives:			
 To analyse switched circuits. 			
• To analyse single phase and three ph	nase AC to DC converters.		
• To analyse and design DC to DC conv	verters.		
• To analyse DC to AC converters.			
• To analyse AC to AC converters.			
	Module-1		
Analysis of switched circuits: thyristor co	ontrolled half wave rectifier -	- R, L, RL, RC load circu	its, classification
and analysis of commutation.			
			RBT Levels: L3
	Madula 2		
	Mourie-2	1 (1)	
Single-Phase and Three-Phase AC to DC	converters: half controlled	1 configurations- opera	iting domains of
three phase full converters and semi-conver	ters – Reactive power consid	erations.	
			RBT Levels: L3
	Module-3		
Analysis and design of DC to DC converte	ers: Control of DC-DC conver	ters, Buck converters, E	Boost converters,
Buck-Boost converters, Cuk converters.			
		RI	BT Levels: L3, L4
	Module-4		
Single phase and Three phase inverters	: Voltage source and Curren	nt source inverters, Vo	ltage control and
harmonic minimization in inverters.	-		-
			RBT Levels: L3
	Module-5		
AC to AC power conversion using volt	age regulators: choppers	and cyclo-converters,	consideration of
harmonics.		- ,	
			RBT Levels: L3

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks
- 2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and Pos.

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module.

Suggested Learning Resources:

Books

1. Ned Mohan, Undeland and Robbin, 'Power Electronics: converters, Application and design', John Wiley and sons.Inc, Newyork, 1995.

2. Rashid M.H., 'Power Electronics Circuits, Devices and Applications ', Prentice Hall India, New Delhi, 1995.

3. P.C Sen.,' Modern Power Electronics ', Wheeler publishing Co, First Edition, New Delhi, 1998.

Web links and Video Lectures (e-Resources):

• <u>https://nptel.ac.in/</u>

Course outcome (Course Skill Set)

s Level	Blooms Lev	Sl. No. Description	Sl. No.
-3	L3	CO1 Analyse switched circuits.	C01
-3	L3	CO2 Analyse single phase and three phase AC to DC converters.	CO2
, L4	L3, L4	CO3 Analyse and design DC to DC converters.	CO3
-3	L3	CO4 Analyse DC to AC converters.	CO4
-3	L3	CO5 Analyse ACto AC converters.	C05
	L	CO5 Analyse ACto AC converters.	C05

Semester-1

SYSTEMVERILOG

Course Code	MEC115A	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03

Course Learning objectives: This course will enable students to:

• Understand Digital System Verification Using Object Oriented Methods

•Learn the System Verilog Language for Digital System Verification.

•Create/Build Test Benches for the Design/Methodology.

•Use Constrained Random Tests for Verification

•Understand Concepts of Functional Coverage

Module-1

Verification Guidelines:The Verification Process, Basic Test Bench Functionality, Directed Testing, Methodology Basics, Constrained Random Stimulus, Randomization, Functional Coverage, Test Bench Components, Layered Test Bench.

Data Types:Built-In Data Types, Fixed and Dynamic Arrays, Queues, Associative Arrays, Linked Lists, Array Methods, Choosing A Storage Type, Creating New Types With typedef, Creating User Defined Structures, Type Conversion, EnumeratedTypes, Constants and Strings, Expression Width.

RBT Levels: L2, L3

Module-2

Procedural Statements and Routines:Procedural Statements, Tasks, Functions and Void Functions, Task and Function Overview, Routine Arguments, Returning from a Routine, Local Data Storage, Time Values.

Connectingthe Test Bench and Design: Separating the Test Bench and Design, The Interface Construct, Stimulus Timing, Interface Driving and Sampling, System Verilog Assertions.

RBT Levels: L2, L3

Module-3

Randomization:Introduction, Randomization in System Verilog, Constraint Details, Solution Probabilities, Valid Constraints, InLine Constraints, Random Number Functions, Common Randomization Problems, Random Control, Random Number Generators.

RBT Levels: L3

Module-4

Threads and Inter process Communication:Working with Threads, Disabling Threads, Inter Process Communication, Events, Semaphores, Mailboxes, BuildingA Test Bench with Threads and InterProcess Communication.

RBT Levels: L3

Module-5

Functional Coverage:Coverage Types, Functional Coverage Strategies, Simple Functional Coverage Example, Anatomy of Cover Group, Triggeringa CoverGroup, Data Sampling, Cross Coverage, Generic Cover Groups, Coverage Options, Analyzing Coverage Data, MeasuringCoverage Statistics During Simulation.

RBT Levels: L3, L4

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks
- 2. Two assignments each of **25 Marks**or **oneSkill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.

Suggested Learning Resources:

Books

- 1. Chris Spear, "System Verilog for Verification A guide to learning the Test bench language features", Springer Publications Second Edition, 2010.
- 2. Stuart Sutherland, Simon Davidmann, Peter Flake, "System Verilog for Design- A guide to using system Verilog for Hardware design and modelling", Springer Publications Second Edition, 2006.

Web links and Video Lectures (e-Resources):

• <u>https://nptel.ac.in/</u>

Skill Development Activities Suggested:

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/ fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical –activities which will enhance their skill. The prepared report shall be

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
C01	Apply the SystemVerilog concepts to verify the design.	L3
CO2	Apply constrained random tests benches using SystemVerilog.	L3
CO3	Appreciate Functional Coverage.	L3, L4

Semester-I

ADVANCED WIRELESS COMMUNICATION

Course Code	MEC115B	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course Learning objectives:

1. To enable students understand the various aspects of wireless communication

2. To understand the concept behind the capacity of channels.

3. Gain the information on Linear time-invariant Gaussian channels, Capacity of fading channels

4. Study uplink and downlink model of AWGN channel, fading channels

5. Describe different types of diversity, Understanding concept behind modeling of MIMO.

Module-1

Physical modeling for wireless channels, Input/output model of the wireless channel: Free space, fixed transmit and receive antennas, Free space, moving antenna, Reflecting wall, fixed antenna, Reflecting wall, moving antenna, Reflection from a ground plane, Power decay with distance and shadowing, Moving antenna, multiple reflectors, The wireless channel as a linear time-varying system, Baseband equivalent model, discrete-time baseband model, Additive white noise.

RBT Levels: L2

Module-2

Time and frequency coherence, AWGN channel capacity: Time and frequency coherence: Doppler spread and coherence time, delay spread and coherence bandwidth, Repetition coding, Packing spheres, Capacity-achieving AWGN channel codes, Reliable rate of communication and capacity, Resources of the AWGN channel-Continuous-time AWGN channel, Power and bandwidth, Bandwidth reuse in cellular systems.

RBT Levels: L2, L3

Module-3

Linear time-invariant Gaussian channels, Capacity of fading channels: Single input multiple output (SIMO) channel, Multiple input single output (MISO) channel, Frequency-selective channel, Slow fading channel, receive diversity, Transmit diversity, Transmit and receive diversity, Time and frequencydiversity,Outage forparallelchannels,Fastfadingchannel,Transmittersideinformation,Frequency-selectivefadingchannels.

RBT Levels: L2, L3

Module-4

Uplink and Downlink AWGN channel, Uplink and Downlink fading channel: Capacity via successive interference cancellation, Comparison with conventional CDMA, Comparison with orthogonal multiple access, General K-use ruplink capacity, Symmetric case: two capacity achieving schemes, General case: superposition coding achieves capacity, Slow fading channel, Fast fading channel, Full channel side information, Channel side information, Frequency selective fading channels.

RBT Levels: L2, L3

Module-5

Multiuser diversity, Physical Modeling of MIMO channels: Multiuser diversity gain, Multiuser versus classical diversity, Fair scheduling and multiuser diversity, Channel prediction and feedback, Opportunistic beam forming using dumb antennas, Multiuser diversity in multicell systems, Line-of- sight SIMO channel, Line-of-sight MISO channel, Antenna arrays with only a line-of-sight path, Geographically separated antennas, Line-of-sight plus one reflected path, MIMO multipath channel, Angular domain representation of signals, Angular domain representation of MIMO channels, Statistical modeling in the angular domain, Degrees of freedom and diversity, Dependency on antenna spacing.

RBT Levels: L3, L4

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE.A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks.
- 2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the Cos and Pos.

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks CIE methods/question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module.

Suggested Learning Resources:

Books

- 1. Andrea Goldsmith, Wireless Communications, Cambridge University Press, 2005.
- 2. David T, Pramod Viswanath, Fundamentals of Wireless Communications, Cambridge.

Weblinks and Video Lectures (e-Resources):

• <u>https://nptel.ac.in/</u>

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
C01	Implement physical models of wireless channels. Gain knowledge on communication links and physical model.	L3, L4
CO2	Gain knowledge of key concepts of wireless communication	L3
CO3	Measure capacity of AWGN channel, LTI Gaussian channels and various fading channels.	L3
C04	Study uplink and downlink model of AWGN channel, fading channels and multiuser diversity.	L2, L3

Course Code	MEC115C	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3 Hours
Course objectives:			
This course will enable stude	ents to:		
 Understanding basics of m terminology. 	uultimedia including text, image, audio, video	and multimedi	a networking
 Explore how multimedia is 	used in different applications like image comp	ression and text	compression.
 Understand various audio a 	and video compression techniques.		
• Comprehend the various vi	deo compression standards and Multimedia Ne	etworks with ap	plications.
_			
	Module-1		
Introduction: Multimedia inform	nation representation, Multimedia networks	s, Multimedia	applications,
Application and networking termi	nology, Network QoS and application QoS, I	Digitization prir	nciples, Text,
images, audio and video.			
		RB	T Levels: L2
Module-2			
	Module-2		
Text and image compression: C	Module-2 ompression principles, Text compression- R	un length, Huff	man, LZW,
Text and image compression: C Document Image compression using	Module-2 compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T	un length, Huff IFF and JPEG.	man, LZW,
Text and image compression: C Document Image compression using	Module-2 Compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T	un length, Huff IFF and JPEG. RBT	man, LZW, Levels: L3
Text and image compression : C Document Image compression using	Module-2 ompression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T Module-3	un length, Huff IFF and JPEG. RBT	man, LZW, Levels: L3
Text and image compression: C Document Image compression using Audio and Video Compression:	Module-2 compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T Module-3 Audio compression – principles, DPCM, AD	un length, Huff IFF and JPEG. RBT DPCM, Adaptive	man, LZW, Levels: L3
Text and image compression: C Document Image compression using Audio and Video Compression: Predictive coding, Code-Excited LP	Module-2 Compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T Module-3 Audio compression – principles, DPCM, AD PC, Perceptual coding, MPEG and Dolby coder	un length, Huff IFF and JPEG. RBT DPCM, Adaptive 's video compre	man, LZW, Levels: L3 and Linear ession, Video
Text and image compression: C Document Image compression using Audio and Video Compression: Predictive coding, Code-Excited LP compression principles.	Module-2 Compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T Module-3 Audio compression – principles, DPCM, AE C, Perceptual coding, MPEG and Dolby coder	un length, Huff IFF and JPEG. RBT DPCM, Adaptive rs video compre	man, LZW, Levels: L3 and Linear ession, Video
Text and image compression: C Document Image compression using Audio and Video Compression: Predictive coding, Code-Excited LP compression principles.	Module-2 compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T Module-3 Audio compression – principles, DPCM, AE PC, Perceptual coding, MPEG and Dolby coder	un length, Huff IFF and JPEG. RBT DPCM, Adaptive 's video compre RB	man, LZW, Levels: L3 and Linear ession, Video T Levels: L3
Text and image compression: C Document Image compression using Audio and Video Compression: Predictive coding, Code-Excited LP compression principles.	Module-2 Compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T Module-3 Audio compression – principles, DPCM, AE PC, Perceptual coding, MPEG and Dolby coder Module-4	un length, Huff IFF and JPEG. RBT DPCM, Adaptive rs video compre RB	man, LZW, Levels: L3 and Linear ession, Video T Levels: L3
Text and image compression: C Document Image compression using Audio and Video Compression: Predictive coding, Code-Excited LF compression principles. Video Compression Standards: H.	Module-2 compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T1 Module-3 Audio compression – principles, DPCM, AE C, Perceptual coding, MPEG and Dolby coder Module-4 261, H.263, MPEG, MPEG 1, MPEG 2, MPEG-4 a	un length, Huff IFF and JPEG. RBT DPCM, Adaptive rs video compre RB nd Reversible VI	man, LZW, Levels: L3 and Linear ession, Video T Levels: L3 LCs, MPEG-7
Text and image compression: C Document Image compression using Audio and Video Compression: Predictive coding, Code-Excited LP compression principles. Video Compression Standards: H. standardization process of multime	Module-2 compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T Module-3 Audio compression – principles, DPCM, AE PC, Perceptual coding, MPEG and Dolby coder Module-4 261, H.263, MPEG, MPEG 1, MPEG 2, MPEG-4 a dia content description, MPEG 21 multimedia f	un length, Huff IFF and JPEG. RBT DPCM, Adaptive 's video compre RB nd Reversible Vi 'ramework.	man, LZW, Levels: L3 and Linear ession, Video T Levels: L3 LCs, MPEG-7
Text and image compression: C Document Image compression using Audio and Video Compression: Predictive coding, Code-Excited LP compression principles. Video Compression Standards: H. standardization process of multime	Module-2 Compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T Module-3 Audio compression – principles, DPCM, AE C, Perceptual coding, MPEG and Dolby coder Module-4 261, H.263, MPEG, MPEG 1, MPEG 2, MPEG-4 a dia content description, MPEG 21 multimedia f	un length, Huff IFF and JPEG. RBT DPCM, Adaptive rs video compre RB nd Reversible VI ramework.	man, LZW, Levels: L3 and Linear ession, Video ST Levels: L3 LCs, MPEG-7 BT Levels: L3
Text and image compression: C Document Image compression using Audio and Video Compression: Predictive coding, Code-Excited LF compression principles. Video Compression Standards: H. standardization process of multime	Module-2 ompression principles, Text compression- R g T2 and T3 coding, image compression- GIF, T1 Module-3 Audio compression – principles, DPCM, AE PC, Perceptual coding, MPEG and Dolby coder Module-4 261, H.263, MPEG, MPEG 1, MPEG 2, MPEG-4 ad dia content description, MPEG 21 multimedia f Module-5	un length, Huff IFF and JPEG. RBT DPCM, Adaptive 's video compre RB nd Reversible VI framework. R	man, LZW, Levels: L3 and Linear ession, Video T Levels: L3 LCs, MPEG-7 BT Levels: L3
Text and image compression: O Document Image compression using Audio and Video Compression: Predictive coding, Code-Excited LP compression principles. Video Compression Standards: H. standardization process of multime Multimedia Networks: Basics o	Module-2 compression principles, Text compression- R g T2 and T3 coding, image compression- GIF, Th Module-3 Audio compression – principles, DPCM, AE PC, Perceptual coding, MPEG and Dolby coder Module-4 261, H.263, MPEG, MPEG 1, MPEG 2, MPEG-4 a dia content description, MPEG 21 multimedia f Module-5 f Multimedia	un length, Huff IFF and JPEG. RBT DPCM, Adaptive 's video compre RB nd Reversible VI 'ramework. R und Application	man, LZW, Levels: L3 and Linear ession, Video T Levels: L3 LCs, MPEG-7 BT Levels: L3 s: Quality of

Media on Demand (MoD).

MULTIMEDIA AND APPLICATIONS

1

RBT Levels: L3, L4

UD27112024@#

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

1. Two Unit Tests each of **25 Marks**

2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four subquestions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.

The students will have to answer five full questions, selecting one full question from each module.

Suggested Learning Resources:

Text Books:

- 1. Fred Halsall, "Multimedia Communications: Applications, Networks, Protocols and Standards" Pearson Education Publishers, 2001, ISBN: 97802013981871.
- 2. Raif Steinmetz, Klara Nahrstedt, "Multimedia: Computing, Communications and Applications", Pearson education, 2002.

Reference Books:

- 1. K. R. Rao, Zoran S. Bojkovic, Dragorad A. Milovanovic, "Multimedia Communication Systems", Pearson education, 2004.
- 2. Hans. W. Barz, Gregory A. Bassett, "Multimedia Networks: Protocols, Design and Applications", John Wiley & Sons publications, 2016. ISBN: 9781119090137.
- 3. John Billamil, Louis Molina, "Multimedia: An Introduction", PHI, 2002.

Web links and Video Lectures (e-Resources):

<u>https://nptel.ac.in/</u>

Semester Course outcome (Course Skill Set) At the end of the course the student will be able to:

Sl. No. Description Blooms Level CO1 | Deploy the right multimedia communication models. L3, L4 L3 CO2 Apply QoS to multimedia network applications with efficient routing techniques. Discuss the various standards and quality aspects of digital video formats used for CO3 L2 multimedia application. C04 L3 Solve the security threats in the multimedia networks. C05 L4 Develop the real-time multimedia network applications.

	PROCESS CONTROL		
Course Code	MEC115D	CIE Marks	50
Seaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Fotal Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
 To understand the need of process engineering knowledge to do prob To define common dynamics of pr To select the proper controller and To understand, interpret and impl digital controllers. To select advanced control strateg Introduction: Introduction to Process Coprocess variables. Modeling of some Chemical Process S	s control, basic principles of volum analysis in process contro rocesses found in many indus d apply the tuning rules to ac lement tuning of the controlle gy to enhance the performanc <u>Module-1</u> ontrol. Control objectives, ser Systems: Modeling basics, D near systems, Modeling of Le	various manufacturing prod rol. tries and model them math hieve optimum performanc ers using various methods a ce. vo regulatory control, and Degree of Freedom, Mass 1 vel Tank System, Continuo	eesses and apply ematically. ce. and study about classification o Balance, Energy us Stirred Tank
Heater, Continuous Stirred Tank Reactor,	Transfer function.		RBT Levels: L2
	Module-2		1
Elements of Process Control:Dead th	ne, Interacting and non-int	eracting systems, self-reg	ulation, inverse
Process Identification: Dynamic behavio	or of first and second order p	ess. processes, Obtaining First (Order Plus Time
Delay (FOP ID) model with Process React.	ion curve. Obtaining second c	RB	T Levels: L2, L3
	Module-3		
Common Controller Modes: Controller Proportional, Integral and Derivative m Dynamic Behavior of closed loop systems	Modes, ON OFF, Multi posit odes, PI, PD, PID Controlle with P, I, D, PI , PID modes.	ion, time proportional con r, Electronics Controller i RB	ntroller, Theory mplementation T Levels: L2, L ²
	Module-4		
Discretisation and Implementation Is Algorithm of PID control. Integral windup, F uning of Controllers : Application and ntegral criteria.	ssues:Discrete time control anti-windup systems, contro tuning, ZN Tuning (Open lo	mode realization. Veloc ller bias, bumps less transf op and Closed loop), Perf	ity and Positio er. ormance criter
		R	BT Levels: L3,
	Module-5		
Some Advance Control Techniques:Case for Drum Boilers. Level Control in Drum Bo	cade Control, Feed forward C oiler, Shrinking and Swelling,	ontrol, ratio Control, Air F Inverse response of Drum	uel Ratio Contr Boiler. PT L avalari 2

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks
- 2. Two assignments each of **25 Marks**or **oneSkill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.

Suggested Learning Resources:

Books

1. G. Stephanopolous, "Chemical Process Control An Introduction to Theory and Practice", Prentice Hall India, August 2000.

2. Surekha Bhanot, "Process Control Principles and Applications", Oxford, 2008

3. C.D. Johnson, "Process Control Instrumentation Technology", Prentice Hall India.

4. Thomas Marlin, "Process Control Designing Processes and Control for Dynamic Performance", Tata MC Graw Hill, 2012.

5. F.G. Shinskey, "Process Control Systems Application Design and Adjustment" 3rd editionn, McGraw Hill International, 6. D. E. Seborg, T.F. Edgar, D. A. Mellichamp, "Process Dynamics and Control", Wiley, 2004.

Web links and Video Lectures (e-Resources):

• <u>https://nptel.ac.in/</u>

Skill Development Activities Suggested

• To develop a simple control loop for a system using microcontroller or hardware circuit e.g. on off control of heaters/temperature control systems, displaying of the variables on computer screens or LCD screens etc.

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
C01	Understand the need of process control, basic principles of various manufacturing processes and apply engineering knowledge to do problem analysis in process control.	L2, L3
CO2	Define common dynamics of processes found in many industries and model them mathematically.	L2
CO3	Select the proper controller and apply the tuning rules to achieve optimum performance.	L3
CO4	Understand, interpret and implement tuning of the controllers using various methods and study about digital controllers.	L2, L3, L4
C05	Select advanced control strategy to enhance the performance.	L3

ADVANCED MACHINE LEARNING AND DEEP LEARNING LAB				
Course C	ode	MECL116A	CIE Marks	50
Teaching	ching Hours/Week (L:P:T/SDA) 0:4:0 SEE Marks 5			50
Credits	Credits 02 Exam Hours 0			03
Course Objectives:				
• To a	apply theoretical knowledge to pra	actical scenarios.		
• To g	gain proficiency in implementing r	nachine learning algorithms.		
• To a	analyse real-world problems and o	levelop appropriate solutions.		
Sl.No.		Experiments		
1	Implement multivariate linear re	egression.		
2	Implementing Decision tree Clas	sification.		
3	Implement K-means clustering a	lgorithm.		
4	Write a program for Gradient De	escent Learning.		
5	Implement Bidirectional Recurre	ent neural network.		
6	6 Implementation of Natural Language Processing.			
7	Implementation of Speech Recog	gnition.		
8	Case study- Convolutional Neura	ıl Networks.		
		Demonstration Experiments (For	r CIE)	
9	Visualizing linear regression: Us points.	e a physical model or software to de	monstrate how a line f	fits to data
10	Overfitting and underfitting: Der	nonstrate the effects of overfitting a	nd underfitting using s	simple datasets.
11	Convolution operation: Visualize the convolution process using image patches.			
12	Language modelling: Generate te	ext using a simple RNN model.		
Course of At the en 1. 2. 3.	Course outcomes (Course Skill Set): At the end of the course the student will be able to: 1. Implement and apply machine learning techniques in prediction problems. 2. Implement suitable learning algorithms to solve a given problem. 3. Implement a model based on machine learning for an application.			

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 40% of maximum marks in the semester-end examination(SEE). In total of CIE and SEE student has to secure 50% maximum marks of the course.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 01 tests for 100 marks, test shall be conducted after the 14th week of the semester.
- In test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The test marks is scaled down to 20 marks (40% of the maximum marks).

The Sum of **scaled-down** marks scored in the report write-up/journal and marks of test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University.

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 10% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours

Suggested Learning Resources:

- Deep Learning Goodfellow, Bengio and Courville
- Fundamentals of Deep Learning Nikhil Budama
- Neural Networks and Deep Learning CharuAggarwal
- Hands-on Deep Learning Algorithms with Python SudharsanRavichandran

	ELECTRON	IICS AND COMMUNICATIONLAB	DRATORY	
Course Co	de	MECL116B	CIE Marks	50
Teaching	Hours/Week (L:P:T/SDA)	0:4:0	SEE Marks	50
Credits		02	Exam Hours	03
Course Obj	ectives:			I
•	To apply theoretical knowled	ge to practical scenarios.		
•	To design and analyseanalog	and mixed-signal circuits.		
•	To implement and evaluate ti	ming and oscillation circuits.		
•	To analyse and implement co	mmunication systems.		
Sl.No.		Experiments		
		Part - A		
1	Design a Two-Stage direct β =50.	coupled Differential Amplifier wi	th series voltage Nega	tive Feedback of
2	Design a Voltage regulator u current of 50mA.	using operational amplifier to pro-	duce output of 12V wit	h maximum load
3	Design a Two-stage CS Ampl Bandwidth and Q factor.	ifier with overall gain of 100. Plot	the frequency response	and estimate the
4	Design a Darlington Emitt frequency response. Also cal	er follower using MOSFET/BJT culate gain and bandwidth.	with and without boo	otstrap; plot the
5	Design and realize:i) Four-bi ii) Two-bit Flash ADC using	t weighted R – 2R ladder DAC. Op-amp.		
6	Design and verify an IC 555	imer-based pulse generator for th	e specified pulse of 2ms	
7	Using IC NE 566 Voltage C waveform with a time period	ontrolled Oscillator, design a cir 1 of 0.2ms.	cuit to generate squar	e and triangular
	I	Part - B		
8	Design a radio receiver for a and fidelity of the same.	given frequency (88 to 108 MHz)	and measure the sensi	tivity, selectivity,
9	Generate PAM and PDM sign	als for a pulse duration of 10 msec	using IC 555 Timer.	
10	Implement an AM and FM sy	stems and measure its noise figure	<u>).</u>	
11	Consider the bit sequence of through AWGN channel. Var	f length 10,000. Modulate it with y the SNR. Compare the theoretica	BPSK, BASK, BFSK. Tra and simulated probabi	ansmit the signal lity of error.
12	Design and implement the A	daptive delta modulation and dem	odulation.	
Courseou At theend	tcomes(CourseSkillSet): ofthecourse thestudent will be alvze frequency response of BI	ableto: T/ MOSFET circuits.		

- Analyze frequency response of BJ1/ MOSFET circuits.
 Design Analog circuits using OPAMPs and IC555 for different applications.
- 3. Design and test circuits for Analog and digital modulation/demodulation schemes.
- 4. Design and test circuits for Analog to digital signal conversion techniques.
- 5. Design and analysis of feedback circuits.

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 40% of maximum marks in the semester-end examination (SEE). In total of CIE and SEE student has to secure 50% maximum marks of the course.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 01 tests for 100 marks, test shall be conducted after the 14th week of the semester.
- In test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The test marks is scaled down to 20 marks (40% of the maximum marks).

The Sum of **scaled-down** marks scored in the report write-up/journal and marks of test is the total CIEmarks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University.

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 10% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Suggested Learning Resources:

- "Analog Integrated Circuit Design" by David A. Johns and Ken Martin.
- "Design of Analog CMOS Integrated Circuits" by Behzad Razavi.
- "Op-Amps and Linear Integrated Circuits" by Ramakant A. Gayakwad.
- "555 Timer IC: Operation and Application" by Michael T. R. R. Haskell.
- "Communication Systems" by Simon Haykin.
- "Digital Communications" by John G. Proakis and Masoud Salehi.

SEMESTER - II

	ANTENNATHEORYANDDESIGN		
Course Code	MLEL201	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	(3:2:0)	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 10-12 Lab slots	Total Marks	100
Credits	4	Exam Hours	03
Course objectives: Thiscoursewillena Toclassifydifferenttypesofante Todefineandillustratevarioust TodesignantennaslikeYagi-Ud Todescribedifferentantennasy ToapplymethodslikeMethodof Antenna Fundamentals and Definition of Maxwell's Equations for Radiation Antennaimpedance, Radiationefficiency Arrays: Array factor for linear multiplication, Directivity of linear array AntennaSynthesis: Formulation of the synthesis, Linear array shaped beam	blestudents: ennas ypesofarrayantennas a,Helicalantennasandotherbroadbanda rnthesismethods. MODULE-1 itions: Radiation Mechanisms, Over n Problems, Ideal Dipole, Radiation r,Antennapolarization.TEXT(1) <u>MODULE-2</u> arrays, Uniformly excited equally ays, Nonuniformly excited equally spa he synthesis problem, Synthesis print n synthesis, Fourier series, Woodw	antennas on,Sourcemodeling, view, EM Fundan n patterns, Direct Ri spaced linear iced linear arrays, iciples, Line sourc ard - Lawson sa	nentals, Solution tivity and Gain, BT Levels: L2, L3 arrays, Pattern Mutual coupling. es shaped beam ampling method,
Comparison ofshaped beam synthesis Chebyshev lineararray,Taylorlinesourc	s methods, low side lobe narrow ma emethod.TEXT(1)	in beam synthesis Rl	methods, Dolph BT Levels: L2, L3
	MODULE-3		
ResonantAntennas: WiresandPatches stripantenna. Broadbandantennas: Tr ndPrinciplesoffrequencyindependenta	,Dipoleantenna,Yagi-Udaantennas,Micı avelingwaveantennasHelicalantennas, ntennas, Spiralantennas, and Log-perio	ro- Biconicalantennas, odicantennas.TEXT R I	Sleeveantennas,a (1) BT Levels: L2, L3
	MODULE-4		
Aperture antennas: Techniques for principles,Axi- symmetricparabolicreflectorantenna,of reflector antennas, Feed antenna thereflector,Generalfeedmodel,Feedant	or evaluating gain, Reflector anten ffsetparabolicreflectors,Dualreflectora s for reflectors, Field represent tennasusedinpractice.TEXT(1)	nas, Parabolic re ntennas,Gaincalcula cations, Matching Rl	eflector antenna ations for the feed to BT Levels: L2, L3
	MODULE 5		
Antenna in systems & Measur &radiometry.CEM for antennas: The integralequation,Integralequationand tionsandcomputationalconsideration,C	ements: Receiving properties of method of moments: Introduction of t Kirchhoff'snetworkingequations,Source Calculationofantennaandscattercharact	antennas, Anten he methods mome emodelingweightec eristics.TEXT(1). R	na temperature nts, Pocklington's lresidualformula BT Levels: L2, L3

PRACTICAL COMPONENT OF IPCC: Conduct the experiments using MATLAB / Scilab / any antennasimulation tool

Sl.NO

Experiments

1	MATLAB/Cimplementationtoobtaintheradiationpatternofanantenna
2	Studyofradiationpatternofdifferent antennas.
3	DeterminethedirectivityandgainsofHorn/ Yagi/dipole/ Parabolicantennas.
4	ImpedancemeasurementsofHornantennas.
5	StudyofradiationpatternofEplanehorns
6	SignificanceofPocklington'sintegralequation.
7	Determinethedirectivityandgainsofdipoleantennas.
8	ImpedancemeasurementsofYagi antennas.
9	DeterminethedirectivityandgainsofParabolicantennas.
10	StudyofradiationpatternofEplanehorns

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

- 1. Two Tests each of 25 Marks
- 2. Two assignments each of **25 Marks/One Skill Development Activity of 50 marks**
- 3. Total Marks of two tests and two assignments/one Skill Development Activity added will be CIE for 60 marks, marks scored will be proportionally scaled down to **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for **10 marks**. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test at the end /after completion of all the experiments shall be conducted for **50 marks** and scaled down to **05 marks**.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by the University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- 1. The question paper will be set for 100 marks and marks scored will be scaled down proportionately to 50 marks.
- 2. The question paper will have ten questions. Each question is set for 20 marks.
- 3. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 4. The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have

a CIE component only. Questions mentioned in the SEE paper shall include questions from the

practical component).

- The minimum marks to be secured in CIE to appear for SEE shall be the 15 (50% of maximum marks-30) in the theory component and 10 (50% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.
- SEE will be conducted for 100 marks and students shall secure 40% of the maximum marks to qualify in the SEE. Marks secured will be scaled down to 50. (Student has to secure an aggregate of 50% of maximum marks of the course (CIE+SEE)

Suggested Learning Resources:

Textbook:

1. 'Antenna Theory and Design', Stutzman and Thiele, John Wiley, 2nd Edition, 2010

ReferenceBooks:

- 1. 'AntennaTheoryAnalysisandDesign',C.A.Balanis,JohnWiley,2ndEdition,2007
- 2. 'AntennasandWavePropagation', J.D.Krauss, McGrawHillTMH, 4thEdition, 2010 'Antennasandpropagation', A.R.Harish, M.Sachidanada, PearsonEducation, 2015

Web links and Video Lectures (e-Resources):

https://www.youtube.com/watch?v=flbdW0NGIU0

https://nptel.ac.in/courses/117107035

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• Different types of antenna synthesis or technical seminar on advanced types of antennas.

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
C01	Classifydifferenttypesofantennas	Understand
CO2	Defineandillustratevarioustypesofarrayantennas	Understand
CO3	DesignantennaslikeYagi-Uda,Helicalantennasandotherbroadbandantennas	Analyse
CO4	Describedifferentantennasynthesismethods	Understand
C05	ApplymethodslikeMethodofMoments,Pocklington'sintegralequation,Source	Apply
	modeling.	

Program	Outcome of this course	
Sl. No.	Description	POs
1	Anabilitytoindependentlycarryoutresearch/investigationanddevelopment	P01
	worktosolvepracticalproblems	
2	Anabilitytowriteandpresentasubstantialtechnicalreport/document	P02
3	Students should be able to demonstrate a degree of mastery over the area as per the specialized of the special state of the special s	P03
	ationofthe program. The mastery should be at a level higher than the	
	requirementsintheappropriatebachelorprogram	
4	$\label{eq:constraint} Anability to create, select, apply appropriate techniques, resources and modern to ols to solve the select of the sele$	P04
	vecomplexengineeringactivitieswithanunderstandingoftheir	
	limitations.	
5	AnabilitytoapplyProfessionalethics, responsibilitiesandnormsofthe	P05
	engineering	
6	Anabilitytorecognizetheneedtoengageinindependentandlife-longlearning	P06
	inDigitalCommunicationandNetworkingdomain	

Mapping of COS and POs

	P01	P02	P03	P04	P05	P06
CO1	-	-	-	-		-
CO2	-	-	-	-		-
CO3	-	-	-	-		-
CO4	-	-	-	-		-
CO5	-	-	-	-		-

Cours	se Code	MLEL202	CIE Marks	50
Teac	ning Hours/Week (L:P: SDA)	3:0:0	SEE Marks	50
Total	Hours of Pedagogy	40 Hours Theory	Total Marks	100
Credi	ts	03	Exam Hours	03
Cour	se Learning Objectives:			
•	To understand the operation of M	US transistor, Scaling and S	Small Geometry Effects.	
•	To study Static Characteristics, Sv	vitching Characteristics and	I Interconnect Effect of MOS Inve	rter.
•	To provide the insight of Semicon	ductor Memories, Dynamic	c Logic Circuits and BiCMOS Logic	: Circuits.
•	To know Chip Input and Output C	ircuits, Clock Generation ar	nd Distribution Circuits, Design fo)r
	Manufacturability.			
		Module-1		
MOS Struc Geor	Transistor: The Metal Oxide S ture and Operation of MOS Trans	Semiconductor (MOS) Stru istor, MOSFET Current-Vol	ucture, The MOS System under Itage Characteristics, MOSFET Sc	External Bias, aling and Small-
	ictly Lifects.		RB	T Levels: L2, L3
		Module-2		
MOS	Inverters-Static Characteristic	s: Introduction, Resistive-	Load Inverter, Inverters with r	ı_Type MOSFET
Load	CMOS Inverter.		RB	T Levels: L2, L3
		Module-3		
Dung	mia Logia Circuita Introducti	on Pacia Dringinlag of D	Dass Transistor Circuits Voltas	. Pootstranning
Syncl	aronous Dynamic Circuit Tochnic	une Dynamic CMOS Circu	it Techniques High Performance	e Dootstrapping,
circu	its	lucs, Dynamic CMOS Circu	ite rechniques, mgn renormane	e Dynamic CM05
circu			R	BT Lovals 12 13
		Module-4		DI ECCEIS. 112, 113
Com	la star Manageria Latar la	tion Domenic Doubert		A
Semi	conductor Memories: Introduc	ction, Dynamic Random-A	Access Memory (DRAM), Static	Random-Access
Mem	ory (SRAM).		R	BT Levels: L2 L3
		Module-5		
BiCM	IOS Logic Circuits: Introduction,	BiCMOS Applications.		
Chip	Input and Output (I/O) Circuit	s: Introduction, ESD Prote	ction, On-Chip Clock Generation	and Distribution,
Latch	-Up and Its Prevention.			
			R	BT Levels: L2, L3
Prac	ticalComponentofIPCC:Conduct	theexperimentsusing Cac	lence/ Mentor Graphics / Xilin	x ISE System
SI.	Experiments	allilling Ca		
No.	• · · · · ·			
1	To plot the (i) output characteris	stics & (ii) transfer characte	eristics of an n-channel and p-cha	nnel MOSFET.
2	To design and plot the static (VT	C) and dynamic characteris	stics of a digital CMOS inverter.	
3	To design and plot the dynamic of technology.	characteristics of 2-input N	AND, NOR, XOR and XNOR logic	gates using CMOS
4	To design and plot the character	istics of a 4x1 digital multip	plexer using pass transistor logic	
5	To design and plot the character	istics of a positive and nega	ative latch based on multiplexers	
6	To design and plot the character on multiplexers	istics of a master-slave pos	itive and negative edge triggered	registers based
7	To Design D, T, JK Flip Flops			
8	To Design BCD adder			

DIGITAL VLSI DESIGN

9	To Design ALU
---	---------------

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Three Unit Tests each of 20 Marks
- 2. Two assignments each of **20 Marks** or **one Skill Development Activity of 40 marks** to attain the COs and POs
- The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four subquestions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Books

- 1. "Sung Mo Kang & Yusuf Leblebici", CMOS Digital Integrated Circuits: Analysis and Design, Tata McGraw-Hill, Third Edition.
- 2. "Neil Weste and K. Eshraghian", Principles of CMOS VLSI Design: A System Perspective Pearson Education (Asia) Pvt. Ltd. Second Edition, 2000.
- 3. "Wayne, Wolf", Modern VLSI Design: System on Silicon, Prentice Hall PTR/ Pearson Education Second Edition, 1998
- 4. "Douglas A Pucknell& Kamran Eshraghian", Basic VLSI Design PHI 3rd Edition

Web links and Video Lectures (e-Resources):

- 1. <u>https://www.youtube.com/watch?v=57uTCtSQV50&list=PLH02NKv71TvsSqYwVvUCZwNkY-jUyUHdS</u>
- 2. <u>https://www.youtube.com/watch?v=oL8SKNxEaHs&list=PLLy_2iUCG87Bdulp9brz9AcvW_TnFCUmM</u>

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl. No.	Description	Blooms Level
C01	Analyse issues of On-chip interconnect Modelling and Interconnect delay calculation.	L4
CO2	Analyse the Switching Characteristics in Digital Integrated Circuits.	L4
CO3	Use the Dynamic Logic circuits in state-of-the-art VLSI chips.	L3
CO4	Interpret critical issues such as ESD protection, Clock distribution, Clock buffering, and	L2
	Latch nhenomenon	

Suggested Learning Resources:

Text Books

- 1. Digital Signal Processing Principles, Algorithms, and Applications by John G. Proakis, Prentice-Hall International Inc., 4th Edition, 2012.
- 2. Theory and Application of Digital Signal Processing by Lawrence R. Rabiner and Bernard Gold.

Reference Books

- 1. Oppenheim, Alan V. Discrete-time signal processing. Pearson Education India, 1999.
- 2. Mitra, Sanjit Kumar, and YonghongKuo. Digital signal processing: a computer-based approach. Volume 2. New York: McGraw-Hill Higher Education, 2006.

Web links and Video Lectures (e-Resources):

- 1. <u>https://ekeeda.com/degree-courses/electrical-engineering/advanced-digital-signal-processing</u>
- 2. <u>https://dss-kiel.de/index.php/teaching/lectures/lecture-advanced-digital-signal-processing</u>

Skill Development Activities Suggested

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Course outcome (Course Skill Set)

At the end	to the course the student will be able to :	
SI. No.	Description	Blooms Level
C01	Able to analyze and implement the frequency analysis & correlation of discrete-time	L4
	linear time invariant systems.	
CO2	Able to implement sampling rate conversion by decimation & Interpolation process	L4
	and design digital filter banks	
CO3	Able to analyze forward and backward linear prediction of a stationary random	L4
	process using Levinson-Durbin Algorithm	
CO4	Able to understand and analyze adaptive filters and its application using LMS	L4
	algorithm & RLS algorithm.	
COF		10

ADVANCED COMMUNICATION SYSTEMS			
Course Code	MLEL203	CIE Marks	50
Teaching Hours/Week (L:P: SDA)	(3:0:0)	SEE Marks	50
Total Hours of Pedagogy	40 Hours of teaching	Total Marks	100
Credits	03	Exam Hours	03

Course Learning objectives: Thiscoursewillenablestudents:

- To understand the concept of low pass and Band pass signals during modulation at the Transmitter.
- To analyze the Receiver performance for various types of single carrier symbol modulations through ideal and AWGN channels.
- To apply single carrier equalizers for various modulation schemes and detection methods for defined channel models
- To understand the concepts of synchronization for carrier and symbol timing recovery at receiver.
- To understand the concepts of spread spectrum systems for communications in a Jamming, multiuser and low power intercept environment.

Module-1

Signal Representation: Low pass representation of band pass signals, Low pass representation of band pass random process.

Modulation: Representation of digitally modulated Signals, Modulation Schemes without memory (Band Limited Schemes - PAM, BPSK, QPSK, MPSK, MQAM, Power Limited Schemes – FSK, MFSK, DPSK, DQPSK), modulation schemes with memory (Basics of CPFSK and CPM – Full Treatment of MSK), Transmit PSD for Modulation Schemes.

RBT Levels: L2, L3

Module-2

Demodulation: Vector Channel, Vector Channel +AWGN, Performance parameters, Optimum Coherent Detection for power limited and Band limited schemes, Optimal Coherent detection for schemes with memory, Optimal Non– Coherent detection for schemes without and with memory (FSK, DPSK, DQPSK), Comparison of detection schemes.

RBT Levels: L2, L3

Module-3

Bandlimited Channels: Band limited channel characterization, signalling through band limited linear filter channels, Sinc, RC, Duobinary and Modified Duobinary signalling schemes.

Linear Equalizers: Zero forcing Equalizer, MSE and MMSE. **Non-Linear Equalizers**: Decision - feedback equalization, Predictive DFE, Performance of DFE.

Adaptive equalization: Adaptive linear equalizer, adaptive decision feedback equalizer.

RBT Levels: L2, L3

Module-4

Synchronization – Signal Parameter estimation, Carrier Phase Estimation, Symbol Timing Recovery, Performance of ML estimators. Fading – Large scale, small scale; Statistical characterization of multipath channels – Delay and Doppler spread, classification of multipath channels, Binary signalling over frequency non selective Rayleigh fading channel.

RBT Levels: L2, L3

Module-5

Spread Spectrum Signals For Digital Communication: Model of spread spectrum digital communication system, Direct sequence spread spectrum signals, some applications of DS spread spectrum signals, generation of PN sequences, Frequency hopped spreadspectrum signals, Time hopping SS, Synchronization of SS systems.

RBT Levels: L2, L3

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. **Continuous Internal Evaluation**:

- 1. Three Unit Tests each of **20 Marks**
- 2. Two assignments each of **20 Marks** or **one Skill Development Activity of 40 marks** to attain the COs and POs

The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four subquestions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Books

- 1. 1'Digital Communications', John G. Proakis, Masoud Salehi, Pearson Education, ISBN:978-9332535893, 5th edition, 2014
- 2. Digital Communications: Fundamentals and Applications: Fundamentals & Applications', Bernard Sklar, Pearson Education, ISBN:9788131720929, 2nd edition, 2009
- 3. 'Digital Communications Systems', Simon Haykin, Wiley, ISBN:9788126542314, 1st edition, 2014

Massive Open Online Courses:

- 1. Modern Digital Communication Techniques-By Prof. Suvra Sekhar Das | IIT Kharagpur
- 2. Principles of Signal Estimation for MIMO/ OFDM Wireless Communication-By Prof. Aditya K.

Jagannatham | IIT Kanpur

Skill Development Activities Suggested

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities,

Sl. No.	Description	Blooms Le
C01	Explain the concept of low pass and Bandpass signals representations at the Transmitter, process of Detection and Estimation at the receiver in the presence of AWGN only.	L2
CO2	Evaluate Receiver performance for various types of single carrier symbol modulations through ideal and AWGN Non-bandlimited and bandlimited channels.	L3
CO3	Design single carrier equalizers for various symbol modulation schemes and detection methods for defined channel models, and compute parameters to meet desired rate and performance requirements.	L4
CO4	Explain the concepts of multi-channel signaling scheme and synchronization for carrier and symbol timing recovery at receiver.	L2
C05	Design and Evaluate Non band limited and Non power limited spread spectrum systems for communications in a lamming environment multiver situation and low	L4

	REAL TIME OPERATING SYSTEM		
Course Code	MLEL204	CIE Marks	50
Teaching Hours/Week (L:P: SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 Hours of teaching	Total Marks	100
Credits	3	Exam Hours	03
Course Learning objectives:			
• To understand a typical embedded	l system and its constituents		
• To learn the selection process of p	rocessor and memory for the embed	ded systems	
• To learn communication buses and	d protocols used in the embedded an	d real-time systems	
• To understand real-time operating	g system and the types of RTOS		
• To learn various approaches to rea	al-time scheduling		
• To learn software development pr	ocess and tools for RTOS application	S	
	Module-1		
Real-Time Systems and Resources : System Resources, Resource Analysis, diagram and tables, Thread Safe Re-en	Brief history of Real Time Systems Real-Time Service Utility, Scheduler trant Functions.	, A brief history of Emb concepts, Real-Time OS RB	bedded Systems. , State transition 3T Levels: L2, L3
	Module-2		<u> </u>
Processing with Real Time Scheduli timing diagrams and problems and iss feasibility, Deadline –Monotonic Policy	ng : Scheduler Concepts, Pre-emptive ues, Feasibility, Rate Monotonic leas 7, Dynamic priority policies, Alternati	e Fixed Priority Schedul t upper bound, Necessa ve to RM policy.	ing Policies with ry and Sufficient
	Module-3	ND	51 Levels: L2, L5
Memory and I/O : Worst case executive Multi-resource Services, Blocking, De	on time, Intermediate I/O, Shared M adlock and live lock, Critical section	emory, ECC Memory, Fl ns to protect shared re	ash file systems. sources, Missed
Memory and I/O: Worst case execution Multi-resource Services, Blocking, De deadline, QoS, Reliability and Availabil Firmware Components: The 3 firmw components. Debugging Components access ports, Trace Ports.	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system softw s, Exceptions, assert, checking retu	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step	ash file systems. sources, Missed software. BT Levels: L2, L3 ware application debugging, Test
Memory and I/O: Worst case execution Multi-resource Services, Blocking, De- deadline, QoS, Reliability and Availabil Firmware Components: The 3 firmw components. Debugging Components access ports, Trace Ports.	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system softw 5, Exceptions, assert, checking retu	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step RB	ash file systems. soources, Missed software. BT Levels: L2, L3 ware application debugging, Test BT Levels: L2, L3
Memory and I/O: Worst case execution Multi-resource Services, Blocking, De deadline, QoS, Reliability and Availabil Firmware Components: The 3 firmw components. Debugging Components access ports, Trace Ports.	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system softw s, Exceptions, assert, checking retu Module-5	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step RB	ash file systems. sources, Missed software. BT Levels: L2, L3 ware application debugging, Test BT Levels: L2, L3
Memory and I/O: Worst case execution Multi-resource Services, Blocking, De- deadline, QoS, Reliability and Availabil Firmware Components: The 3 firmw components. Debugging Components access ports, Trace Ports. Process and Threads: Process and th buffer applications involving intertask	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system softw 5, Exceptions, assert, checking retu Module-5 read creations, Programs related to s /thread communication.	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step RB cemaphores, message qu	ash file systems. sources, Missed software. BT Levels: L2, L3 ware application debugging, Test BT Levels: L2, L3 ueue, shared
 Memory and I/O: Worst case execution Multi-resource Services, Blocking, December deadline, QoS, Reliability and Availabil Firmware Components: The 3 firmware components. Debugging Components access ports, Trace Ports. Process and Threads: Process and the buffer applications involving intertask 	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system softw s, Exceptions, assert, checking retu Module-5 read creations, Programs related to s /thread communication.	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step RB cemaphores, message qu	ash file systems. sources, Missed software. BT Levels: L2, L3 ware application debugging, Test BT Levels: L2, L3 ueue, shared BT Levels: L2, L3
 Memory and I/O: Worst case execution Multi-resource Services, Blocking, December 2008, Reliability and Availabil Firmware Components: The 3 firmware components. Debugging Components access ports, Trace Ports. Process and Threads: Process and the buffer applications involving intertask Assessment Details (both CIE and SE The weightage of Continuous Internation marks of SEE. A student second structure of the CIE (Continuous Internation: The Continuous Internation: Co	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system softw 5, Exceptions, assert, checking retu Module-5 read creations, Programs related to s /thread communication. EE) I Evaluation (CIE) is 50% and for S 50% of the maximum marks. Minim hall be deemed to have satisfied the e if the student secures not less than valuation) and SEE (Semester End Ex-	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step RB semaphores, message qu RB Semester End Exam (Sl um passing marks in Sl academic requirements 50% (50 marks out of xamination) taken toget	ash file systems. sources, Missed software. BT Levels: L2, L3 ware application debugging, Test BT Levels: L2, L3 ueue, shared BT Levels: L2, L3 EE) is 50%. The EE is 40% of the s and earned the 100) in the sum her.
 Memory and I/O: Worst case execution Multi-resource Services, Blocking, December 2015, Reliability and Availabil Firmware Components: The 3 firmwork components. Debugging Components access ports, Trace Ports. Process and Threads: Process and the buffer applications involving intertask Assessment Details (both CIE and SE The weightage of Continuous Internation minimum passing mark for the CIE is maximum marks of SEE. A student she credits allotted to each subject/ cours total of the CIE (Continuous Internation: 1). Three Unit Tests each of 20 Mark 	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system softw s, Exceptions, assert, checking retu Module-5 read creations, Programs related to s /thread communication. EE) I Evaluation (CIE) is 50% and for S 50% of the maximum marks. Minim nall be deemed to have satisfied the e if the student secures not less than valuation) and SEE (Semester End Ex-	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step RB semaphores, message qu RB Semester End Exam (SI um passing marks in SI academic requirements 50% (50 marks out of camination) taken toget	ash file systems. sources, Missed software. BT Levels: L2, L3 ware application debugging, Test BT Levels: L2, L3 ueue, shared BT Levels: L2, L3 EE) is 50%. The EE is 40% of the s and earned the 100) in the sum her.
 Memory and I/O: Worst case execution Multi-resource Services, Blocking, December 2015, Reliability and Availabil deadline, QoS, Reliability and Availabil Firmware Components: The 3 firmwork components. Debugging Components access ports, Trace Ports. Process and Threads: Process and the buffer applications involving intertask Assessment Details (both CIE and SE The weightage of Continuous Internation marks of SEE. A student short credits allotted to each subject/ cours total of the CIE (Continuous Internation: 1) Three Unit Tests each of 20 Mark 2) Two assignments each of 20 Mark to attain the COs and POs 	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system softw by Exceptions, assert, checking return Module-5 read creations, Programs related to s /thread communication. EE) I Evaluation (CIE) is 50% and for S 50% of the maximum marks. Minim hall be deemed to have satisfied the e if the student secures not less than valuation) and SEE (Semester End Ex- cos rest or one Skill Development Active	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step RB semaphores, message qu RB Semester End Exam (SI um passing marks in SI academic requirements a 50% (50 marks out of camination) taken toget ity of 40 marks	ash file systems. sources, Missed software. BT Levels: L2, L3 ware application debugging, Test BT Levels: L2, L3 ueue, shared BT Levels: L2, L3 EE) is 50%. The EE is 40% of the s and earned the 100) in the sum her.
 Memory and I/O: Worst case execution Multi-resource Services, Blocking, Determination deadline, QoS, Reliability and Availabil Firmware Components: The 3 firmwork components. Debugging Components access ports, Trace Ports. Process and Threads: Process and the buffer applications involving intertask Assessment Details (both CIE and SE The weightage of Continuous Internation minimum passing mark for the CIE is maximum marks of SEE. A student section of the CIE (Continuous Internation: 1) Three Unit Tests each of 20 Mart to attain the COs and POs The sum of three tests, two assignments 	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system software , Exceptions, assert, checking return Module-5 read creations, Programs related to so /thread communication. EEJ I Evaluation (CIE) is 50% and for S 50% of the maximum marks. Minim hall be deemed to have satisfied the e if the student secures not less than valuation) and SEE (Semester End Ex- custors) Seks or one Skill Development Activities, will 1	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step RE semaphores, message qu RE Semester End Exam (SI um passing marks in SI academic requirements 1 50% (50 marks out of camination) taken toget ity of 40 marks be scaled down to 50 m	ash file systems. sources, Missed software. BT Levels: L2, L3 ware application debugging, Test BT Levels: L2, L3 ueue, shared BT Levels: L2, L3 EE) is 50%. The EE is 40% of the s and earned the 100) in the sum her.
 Memory and I/O: Worst case execution Multi-resource Services, Blocking, December 2005, Reliability and Availabil Firmware Components: The 3 firmware components. Debugging Components access ports, Trace Ports. Process and Threads: Process and the buffer applications involving intertask Assessment Details (both CIE and SE The weightage of Continuous Internation marks of SEE. A student sector of the CIE (Continuous Internation Sector Sector) and the CIE (Continuous Internation Sector) and the CIS and POs The sum of three tests, two assignments CIE methods /question paper is detained to the CIE (Continuous CIE Sector) and the CIE (Continuous CIE Sector) and POS The sum of three tests, two assignments CIE methods /question paper is detained to the CIE (Continuous CIE Sector) and POS The sum of three tests, two assignments CIE methods /question paper is detained to the CIE (Continuous Paper) and the CIE (Continuous Paper) and the CIE (CIE Sector) and POS The sum of three tests, two assignments cathed to the CIE Sector) and POS The sum of three tests, two assignments cathed to the CIE Sector) and POS The sum of three tests, two assignments cathed tests and the CIE Sector) and POS The sum of three tests, two assignments cathed tests assignments cathed tests and the CIE Sector) and POS The sum of three tests assignments cathed tests cathed	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system softw by Exceptions, assert, checking return Module-5 read creations, Programs related to s /thread communication. EE) I Evaluation (CIE) is 50% and for S 50% of the maximum marks. Minim hall be deemed to have satisfied the e if the student secures not less than valuation) and SEE (Semester End Ex- cs cs cs cs cks or one Skill Development Activities, will l esigned to attain the different lev	emory, ECC Memory, Fl ns to protect shared re able software, Available RE ware mechanisms, Softw rn codes, Single-step RE semaphores, message qu RE Semester End Exam (SI um passing marks in SI academic requirements a 50% (50 marks out of camination) taken toget ity of 40 marks be scaled down to 50 m rels of Bloom's taxono	ash file systems. soources, Missed software. BT Levels: L2, L3 ware application debugging, Test BT Levels: L2, L3 ueue, shared BT Levels: L2, L3 EE) is 50%. The EE is 40% of the s and earned the 100) in the sum her.
 Memory and I/O: Worst case execution Multi-resource Services, Blocking, December 2005, Reliability and Availabil Firmware Components: The 3 firmwork components. Debugging Components access ports, Trace Ports. Process and Threads: Process and the buffer applications involving intertask Assessment Details (both CIE and SE The weightage of Continuous Internation minimum passing mark for the CIE is maximum marks of SEE. A student she credits allotted to each subject/ course total of the CIE (Continuous Internation: Three Unit Tests each of 20 Mark to attain the COs and POs The sum of three tests, two assignment CIE methods /question paper is defined for the course. 	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system softw s, Exceptions, assert, checking retu Module-5 read creations, Programs related to s /thread communication. EE) I Evaluation (CIE) is 50% and for S 50% of the maximum marks. Minim nall be deemed to have satisfied the e if the student secures not less than valuation) and SEE (Semester End Ex cs cs cs cs cks or one Skill Development Activities, will less present to attain the different levelopment	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step RE semaphores, message qu RE Semester End Exam (SI um passing marks in SI academic requirements a 50% (50 marks out of camination) taken toget ity of 40 marks be scaled down to 50 m rels of Bloom's taxono	ash file systems. sources, Missed software. BT Levels: L2, L3 ware application debugging, Test BT Levels: L2, L3 ueue, shared BT Levels: L2, L3 EE) is 50%. The EE is 40% of the s and earned the 100) in the sum her.
 Memory and I/O: Worst case execution Multi-resource Services, Blocking, Determination deadline, QoS, Reliability and Availabil Firmware Components: The 3 firmwork components. Debugging Components access ports, Trace Ports. Process and Threads: Process and the buffer applications involving intertask Assessment Details (both CIE and SE The weightage of Continuous Internation minimum passing mark for the CIE is maximum marks of SEE. A student section of the CIE (Continuous Internation: 1) Three Unit Tests each of 20 Mart to attain the COs and POs The sum of three tests, two assignment CIE methods /question paper is defoutcome defined for the course. 	on time, Intermediate I/O, Shared M adlock and live lock, Critical section ity, Similarities and differences, Relia Module-4 vare components, RTOS system software , Exceptions, assert, checking return Module-5 read creations, Programs related to so /thread communication. EE) I Evaluation (CIE) is 50% and for S 50% of the maximum marks. Minim hall be deemed to have satisfied the e if the student secures not less than valuation) and SEE (Semester End Ex- sons one Skill Development Activities, will less for the attain the different levelopment levelopmen	emory, ECC Memory, Fl ns to protect shared re able software, Available RB ware mechanisms, Softw rn codes, Single-step RE semaphores, message qu RE Semester End Exam (SI um passing marks in SI academic requirements a 50% (50 marks out of camination) taken toget ity of 40 marks be scaled down to 50 m rels of Bloom's taxono	ash file systems. sources, Missed software. T Levels: L2, L3 ware application debugging, Test T Levels: L2, L3 ueue, shared T Levels: L2, L3 EE) is 50%. The EE is 40% of the s and earned the 100) in the sum her.

50.

- 2) The question paper will have ten full questions carrying equal marks.
- 3) Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4) Each full question will have a sub-question covering all the topics under a module.
- 5) The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Textbooks:

1. 'Real-Time Embedded Systems and Components', Sam Siewert, Cengage Learning, India Edition, 2007.

2. 'Embedded/Real Time Systems, Concepts, Design and Programming, Black Book', Dr. K.V.K.K Prasad, Dream Tech Press, New

edition, 2010.

Reference Books:

1. 'Real Time System', James W S Liu, Pearson Education, 2008.

2. 'Programming for Embedded Systems', Dream Tech Software Team, John Wiley, India Pvt. Ltd., 2008.

Skill Development Activities Suggested:

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills. Statistical analysis, fiscal expertise, etc. **Course outcome (Course Skill Set)**

SI.	Description	Blooms Level
NU.	Decoming and classify real time systems	1.2
01	Recognize and classify real-time systems	
CO2	Apply software development process to a given RTOS application	L2
CO3	Design a given RTOS based application	L3
CO4	Ability to use commercial tools to develop RTOS based applications	L3

	CMOS RF CIRCUIT DESIGN		
Course Code	MLEL215A	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 Hours of teaching	Total Marks	100
Credits	03	Exam Hours	3

Course Learning Objectives:

• To provide understanding of designing RF integrated circuits in state-of-the-art CMOS technology.

• To study transceiver, Low Noise Amplifiers, PLLs and other related concepts and circuits.

Module-1

Introduction to RF Design, Wireless Technology and Basic Concepts: A wireless world, RF design is challenging, The big picture. General considerations, Effects of Nonlinearity, Noise, Sensitivity and dynamic range, Passive impedance transformation. Scattering parameters, Analysis of nonlinear dynamic systems, conversion of gains and distortion.

RBT Levels: L2, L3

Module-2

Communication Concepts: General concepts, analog modulation, digital modulation, spectral re-growth, coherent and non-coherent detection, Mobile RF communications, Multiple access techniques, Wireless standards, Appendix 1: Differential phase shift keying.

RBT Levels: L2, L3

Transceiver Architecture: General considerations, Receiver architecture, Transmitter architectures, Direct conversion and two-step transmitters, RF testing for heterodyne, Homodyne, Image reject, Direct IF and sub sampled receivers.

RBT Levels: L2, L3	RBT	Levels:	L2, L3
---------------------------	-----	---------	--------

Module-4

Low Noise Amplifiers and Mixers: General considerations, Problem of input matching, LNA topologies: common-source stage with inductive load, common-source stage with resistive feedback. Mixers-General considerations, passive down conversion mixers, Various mixers- working and implementation.

RBT Levels: L2, L3

Module-5

VCO and PLLs- Oscillators- Basic topologies VCO and definition of phase noise, Noise power and trade off. Resonator VCO designs, Quadrature and single sideband generators. Radio frequency Synthesizers- PLLS, Various RF synthesizer architectures and frequency dividers, Power Amplifier design.

RBT Levels: L2, L3

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. **Continuous Internal Evaluation:**

- 1. Three Unit Tests each of 20 Marks
- 2. Two assignments each of 20 Marks or one Skill Development Activity of 40 marks to attain the COs and POs

The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Module-3

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four subquestions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

- 1. B. Razavi, "RF Microelectronics" second edition, PHI
- 2. R. Jacob Baker, H.W. Li, D.E. Boyce, "CMOS Circuit Design, layout and Simulation" PHI 1998
- 3. Thomas H. Lee, "Design of CMOS RF Integrated Circuits" Cambridge University press 1998
- 4. Y.P. Tsividis, "Mixed Analog and Digital Devices and Technology", TMH 1996

Web links and Video Lectures (e-Resources):

- 1. https://nptel.ac.in/courses/108106105
- 2. <u>https://www.youtube.com/watch?v=T0Kbt7CcqUA&list=PLQorUaRee4AEeyuqnpysZcGT4FFgRdkuM</u>

Skill Development Activities Suggested:

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities,

management skills, Statistical analysis, fiscal expertise, etc.

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
C01	Analyze the effect of nonlinearity and noise in RF and microwave design.	L4
CO2	Exemplify the approaches taken in actual RF products	L2
CO3	Minimize the number of off-chip components required to design mixers, Low-Noise	L3
	Amplifiers, VCO and PLLs.	
CO4	Explain various receivers and transmitter topologies with their merits and	L2
	drawbacks.	
CO5	Demonstrate how the system requirements define the parameters of the circuits and	L2

STATISTICAL SIGNAL PROCESSING			
Course Code	MLEL215B	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	(3:0:0)	SEE Marks	50
Total Hours of Pedagogy	40HoursTheory	Total Marks	100
Credits	3	Exam Hours	03

Course Objectives: Thiscoursewillenablestudents:

- Understandrandomprocessesanditsproperties
- $\bullet \quad Understand the basic theory of signal detection and estimation \\$
- Identify the engineering problems that can be put into the frame of statistical signal processing
- Solve the identified problems using the standard techniques learned through this course.
- Make contributions to the theory and the practice of statistical signal processing.

Module-1

RandomProcesses: Randomvariables, random processes, whitenoise,

filtering random processes, spectral factorization, ARMA, AR and MA processes (Text 1).

RBT Levels: L2, L3

Module-2

SignalModeling:Leastsquaresmethod,Padeapproximation,Prony'smethod,finitedatarecords,stocha sticmodels,Levinson-Durbinrecursion;Schurrecursion;Levinsonrecursion(Text1).

RBT Levels: L2, L3

Module-3

SpectrumEstimation:Nonparametricmethods,minimum-

variancespectrumestimation, maximumentropymethod, parametricmethods, frequency estimation, principal components spectrum estimation (Text1).

RBT Levels: L2, L3

Module-4

OptimalandAdaptiveFiltering:FIRandIIRWienerfilters,DiscreteKalmanfilter, **FIRAdaptive filters:** Steepest descent, LMS, LMS-based algorithms, adaptive recursive filters, RLSalgorithms(Text1).

RBT Levels: L2, L3

Module-5 ArrayProcessing:Arrayfundamentals,beam-forming,optimumarrayprocessing,performance considerations,adaptivebeam-forming,linearlyconstrainedminimum-variancebeam-formers,sidelobecancellers.(Text2).

RBT Levels: L2, L3

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks
- 2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

SuggestedLearningResources:

Textbooks:

- 1. Monson H. Hayes, "Statistical Digital Signal Processing and Modeling", John Wiley &Sons(Asia)Pvt. Ltd., 2002.
- 2. DimitrisG.Manolakis,VinayK.Ingle,andStephenM.Kogon,"Statistical andAdaptive Signal Processing : Spectral Estimation, Signal Modeling, Adaptive FilteringandArrayProcessing",McGraw-HillInternational Edition,2000.

Web links and Video Lectures (e-Resources):

nptel.ac.in

Skill Development Activities Suggested

- Mathematical modeling of signals: linear vs. nonlinear, deterministic signals, random signals, unknownparameters.
- Mathematical modeling of noise: white Gaussian noise, coloured Gaussian noise, general Gaussian noise, IIDnon-Gaussian noise.
- Specificalgorithmsforestimation, detection, and spectral estimation: parameter estimation, signal extraction, adaptive filtering, sinusoidal estimation, matched filters, estimator-correlator, spectral estimation via Fourier and high-resolution methods.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl. No.	Description	Blooms Level
C01	DesignstatisticalDSPalgorithmstomeetdesiredneeds	Analyze
CO2	$\label{eq:constraint} Apply vectors pacemethods to statistical signal processing problems$	Apply
CO3	Identify the engineering problems that can be put into the frame of statistical similar the statistical statisti	Understand
	gnalprocessing	
CO4	UnderstandWienerfiltertheoryanddesigndiscreteandcontinuous	Understand
	Wienerfilters	
CO5	Understand Kalman Filter theory and design discrete Kalman filters	Understand

Program Outcome of this course

Sl. No.	Description	POs
1	$\label{eq:anability} Anability to independently carry out research/investigation and development work to statistical equation of the statistical equation equation of the statistical equation equat$	P01
	olvepracticalproblems	
2	Anabilitytowriteandpresentasubstantialtechnicalreport/document	PO2
3	Students should be able to demonstrate a degree of mastery over the area as per the the state of the state	PO3
	specialization of the program. The mastery should be at a level higher than	
	therequirementsintheappropriate bachelor program	
4	$\label{eq:constraint} Anability to create, select, apply appropriate techniques, resources and modern tools to set of the set of t$	PO4
	olve complexengine ering activities with an understanding of their limitations.	
5	$\label{eq:analytical} Anability to apply Professional ethics, responsibilities and norms of the engineering.$	PO5
6	Anabilitytorecognizetheneedtoengageinindependentandlife-	P06
	longlearninginDigitalCommunicationandNetworkingdomain.	

Mapping of COS and POs

	P01	P02	P03	P04	P05	P06
CO1	-	-	-	-		-
CO2	-	-	-		-	-
CO3	-	-		-	-	-
CO4	-	-	-			-
CO5	-	-	-	-		-

PROBABILITY AND RANDOM PROCESS				
Course Code MLEL215C CIE Marks				
Teaching Hours/Week (L:P:SDA)	(3:0:0)	SEE Marks	50	
Total Hours of Pedagogy	40HoursTheory	Total Marks	100	
Credits	3	Exam Hours	03	

Course Objectives: Thiscoursewillenablestudents:

- To understand Discrete and Continuous Random variables, Random Processes and their applications in ElectronicTransmissions.
- ToapplyconceptsofProbabilitytosolveproblemsincommunicationEngineering.
- To find functional relationship between random inputs and outputs with the use of Random ProcessTechniques
- AnalyzeaboutthecorrelationFunctions.

Module-1

Probability and Random Variable Probability: Set theory, Experiments and Sample Spaces, Discrete andContinuous Sample Spaces, Events, Probability Definitions and Axioms, Mathematical Model of Experiments,JointProbability,ConditionalProbability,TotalProbability,Bayes'Theorem,andIndependentEvents,Be rnoulli'strials.TheRandomVariable:DefinitionofaRandomVariable,ConditionsforaFunctiontobea RandomVariable, DiscreteandContinuous,MixedRandomVariable.

RBT Levels: L2, L3

Module-2

Distribution and density functions and Operations on One Random Variable Distribution and densityfunctions: Distribution and Density functions, Properties, Binomial, Poisson, Uniform, Exponential Gaussia n, Rayleigh and Conditional Distribution, Methods of defining Conditioning Event, ConditionalDensity function and its properties, problems. Operation on One Random Variable: Expected value of arandom variable, function of a random variable, moments about the origin, central moments, variance and skew, characteristic of function, moment generating function, transformations а random variable, monotonic transformations for a continuous random variable, nonmonotonic transformations of continuous random variable and the second secondmvariable,transformationsofDiscreterandomvariable.

RBT Levels: L2, L3

Module-3

MultipleRandomVariablesandOperationsonMultipleRandomVariablesMultipleRandomVariables:

Vector Random Variables, Joint Distribution Function and Properties, Joint density Function and Properties, Marginal Distribution and density Functions, conditional Distribution and density Functions, Statistical Independence, Distribution and density functions of Sum of Two Random Variables and Sum of Several Random Variables, Central Limit Theorem- Unequal Distribution, **Equal Distributions Operationson Multiple Random Variables:** Expected Value of a Function of Random Variables, Joint Moments about the Origin, Joint Central Moments, Joint Characteristic Functions, and **Jointly Gaussian Random Variables:**TwoRandomVariablescaseandNRandomVariablecase,Properties,TransformationsofMultipleRando m Variables.

RBT Levels: L2, L3

Module-4

StochasticProcesses-TemporalCharacteristics: TheStochasticprocessConcept,ClassificationofProcesses, Deterministic and Nondeterministic Processes, Distribution and Density Functions, StatisticalIndependence and concept of Stationarity: First-Order Stationary Processes, Second Order and Wide-SenseStationarity,Nth-OrderandStrict-SenseStationarity,TimeAveragesand1Ergodicity,Mean-ErgodicProcesses, Correlation-Ergodic Processes Autocorrelation Function and Its Properties, Cross-CorrelationFunction and Its Properties, Covariance Functions and its properties, Gaussian Random Processes. LinearsystemResponse: Mean andMean-squared value,Autocorrelation, Cross-CorrelationFunctions.

RBT Levels: L2, L3

Module-5

StochasticProcesses-SpectralCharacteristics:ThePowerSpectrumanditsProperties,Relationshipbetween PowerSpectrumandAutocorrelationFunction,theCross-PowerDensitySpectrumandProperties,RelationshipbetweenCross-PowerSpectrumandCross-CorrelationFunction.SpectrumandSpectrumand

Spectralcharacteristicsofsystemresponse:powerdensityspectrumofresponse,crosspowerspectraldensityofinpu tandoutputofa linearsystem.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks
- 2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks**
- to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course**.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four subquestions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

SuggestedLearningResources:

Textbooks:

- 1. Probability, Random Variables & Random Signal Principles Peyton Z. Peebles, TMH, 4th Edition, 2001.
- $2.\ Probability and Random Processes-Scott\ Miller, Donald Childers, 2^{nd} Edn, Elsevier, 2012$

Web links and Video Lectures (e-Resources):

Nptel.ac.in

Skill Development Activities Suggested

- Onlinecertificationcoursesonprobabilityandrandomprocess.
- Mini projectscanbe suggested ontherelatedarea.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl. No.	Description	Blooms Level
C01	understandDiscreteandContinuousRandomvariables,RandomProcessesandtheira	Understand
	pplicationsinElectronicTransmissions	
CO2	Toapply concepts of Probability to solve problems in Communication	Apply
	Engineering.	
CO3	$\label{eq:constraint} To find functional relations hip between random inputs and outputs with the use of R and \end{tabular} and \end{tabuar} and tab$	Apply
	omProcessTechniques	
CO4	AnalyseaboutthecorrelationFunctions	Analyse

Sl. No.	Description	POs
1	Anabilitytoindependentlycarryoutresearch/investigationanddevelopment	P01
	worktosolvepracticalproblems	
2	Anabilitytowriteandpresentasubstantialtechnicalreport/document	P02
3	Studentsshouldbeabletodemonstrateadegreeofmasteryovertheareaasper the	P03
	specialization of the program. The mastery should be at a level higher than	
	therequirementsintheappropriate bachelor program	
4	Anabilitytocreate, select, apply appropriate techniques, resources and modern tools tos	P04
	olvecomplexengineeringactivities with an understanding of their limitations.	
5	AnabilitytoapplyProfessionalethics,responsibilitiesandnormsofthe engineering.	P05
6	Anabilitytorecognizetheneedtoengageinindependentandlife-longlearning	P06
	inDigitalCommunicationandNetworkingdomain.	

Mapping of COS and POs

	P01	P02	P03	P04	P05	P06
CO1	-		-	-		-
CO2	-		-	-		-
CO3	-		-	-		-
CO4	-		-	-		-

SIM	ULATION, MODELLING AND ANA	LYSIS	
Course Code	MLEL215D	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	(3:0:0)	SEE Marks	50
Total Hours of Pedagogy	40HoursTheory	Total Marks	100
Credits	3	Exam Hours	03
Course Objectives: Thiscoursewillena Definethebasicsofsimulationmo Generaterandomnumbersandra Developsimulationmodelusingh AnalysisofSimulationmodelsusi ExplainVerificationandValidatio	blestudents: dellingandreplicatingthepractical ndomvariatesusingdifferenttechn euristicmethods. nginputanalyzer,andoutputanalyz onofsimulationmodel.	situationsinorganizatio iiques. er.	ns
	Module-1		
Natureofsimulation,Systems,Modelsan System, Simulation of inventory system in sound simulation study, and Other 1.4.2, 1.4.3, 1.5,1.5.1,1.5.2, 1.6, 1.7,1.8, 2	dSimulation,Discrete-EventSimula n, Parallel and distributed simulat types of simulation, Advantages l.9)	ation,SimulationofSingle tion and the high levelat and disadvantages.(1.1 R	eServer Queuing rchitecture, Steps , 1.2,1.3,1.4,1.4.1, BT Levels: L2, L3
	Module-2		
rdeterminingthelevelofmodelsdetail,M validity and credibility, worldobservationsandsimulationoutpu Selecting Input Probability Distrib andtruncated distributions; Specifyir Selectingthedistributionintheabsenceo	anagement'sRoleintheSimulation Statistical procedure atdata.(4.2, 4.3, 4.4,4.5, 5.1, 5.2, 5.4 Module-3 utions: Useful probability distring multivariate distribution, con fdata,Models of arrival process. (6	Process,Techniques for for comparing 4,5.5, 5.6,5.6.1, 5.6.2) RB butions, activity I, II a rrelations, and stochas 5.2, 6.4,6.5, 6.6,6.8,6.10,6	increasing model the real T Levels: L2, L3 and III. Shifted stic processes; 6.11, 6.12)
		RBT	F Levels: L2, L3
RandomNumberGenerators: LinearcongruentialGenerators,Otherkin GeneratingtheRandomVariates:	Module-4		
Generalapproaches,generatingcontinuou ctors,andcorrelatedrandomvariates;Gen	ısrandomvariates,generatingdiscı eratingarrivalprocesses.(7.2,7.3,7	reterandomvariates,gen .4,8.2,8.3,8.4,8.5, 8.6) I	eratingrandomve RBT Levels: L2, L3
	Module-5		
Outputdataanalysisforasinglesysten Transient and steady state behavi analysis;Statisticalanalysisforterminati sisforsteadystatecycleparameters;Mult variables.	1: or of a stochastic process; T ngsimulation;Statisticalanalysisfo iplemeasuresofperformance,Time	ypes of simulations orsteadystateparameter eplotsofimportant	with regard to s;Statisticalanaly
		I	RBT Levels: L2, L3

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Two Unit Tests each of 25 Marks
- 2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

SuggestedLearningResources:

Textbooks:

1. AverillLaw, "Simulationmodelingandanalysis", McGrawHill4thedition, 2007.

ReferenceBooks:

- 1. TayfurAltiok and Benjamin Melamed, "Simulation modeling and analysis with ARENA", Elsevier, Academicpress, 2007.
- 2. JerryBanks,"Discreteevent systemSimulation",Pearson,2009
- 3. SeilaCericandTadikamalla,"Appliedsimulationmodeling", Cengage, 2009.
- 4. George.S.Fishman,"Discreteevent simulation",Springer,2001.
- 5. FrankL. Severance, "Systemmodelingandsimulation", Wiley, 2009..

Web links and Video Lectures (e-Resources):

Nptel.ac.in

Skill Development Activities Suggested

- Onlinecertification courses.
- Mini projectscanbe suggested ontherelatedarea.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl. No.	Description	Blooms Level
C01	Describe the role of important elements of discrete event simulation and	Understand
	modelingparadigm	
CO2	Conceptualize real world situations related to systems development	Analyze
	decisions, originating from source requirements and goals.	
CO3	Develop skills to apply simulation software to construct and execute goal-	Analyze
	drivensystemmodels.	
CO4	Interpret the model and apply the results to resolve critical issues in a real	Apply
	worldenvironment.	

Program Outcome of this course

Sl. No.	Description	POs
1	$\label{eq:anability} Anability to independently carry out research/investigation and development$	P01
	worktosolvepracticalproblems	
2	Anabilitytowriteandpresentasubstantialtechnicalreport/document	P02
3	Studentsshouldbeabletodemonstrateadegreeofmasteryovertheareaasper the	P03
	specialization of the program. The mastery should be at a level higher than	
	therequirementsintheappropriate bachelor program	
4	$\label{eq:anability} Anability to create, select, apply appropriate techniques, resources and modern tools to set of the set of th$	PO4
	olvecomplexengineeringactivities with an understanding of their limitations.	
5	AnabilitytoapplyProfessionalethics,responsibilitiesandnormsofthe engineering.	PO5
6	Anabilitytorecognizetheneedtoengageinindependentandlife-longlearning	P06
	inDigitalCommunicationandNetworkingdomain.	

Mapping of COS and POs

	P01	P02	P03	P04	P05	P06
CO1	-	-	-	-		
CO2	-	-	-	-		-
CO3	-	-	-			-
CO4	-	-	-	-		-

MECHATRONICS				
Course Code	MLEL216A	CIE Marks	50	
Teaching Hours/Week (L:P: SDA)	3:0:0	SEE Marks	50	
Total Hours of Pedagogy	40 Hours of teaching	Total Marks	100	
Credits	03	Exam Hours	03	

Course Learning objectives:

- To understand the basics of Mechatronics and its design approach.
- To understand the operation and applications of various sensors.
- To understand the operation of various actuators and their applications in systems.
- To understand the concepts of logic design, computer communication networks and Fault diagnosis and Analysis in Mechatronic Systems.
- To understand the concepts of data acquisition, software design and development.

Module-1

Overview of mechatronics: What is Mechatronics? Integrated Mechatronic Design Approach, System Interfacing, Embedded Systems, Instrumentation and Control Systems, Open and closed loop systems, importance of feedback systems, Transfer function, Microprocessor Based Controllers and Microelectronics. An Introduction to Micro-technology and Nanotechnology, Mechatronics: Miniaturized, Examples and applications.

RBT Levels: L2, L3

Module-2

Sensors and application: Introduction to Sensors, Classification of sensors, Sensor – Static and Dynamic Characteristics, Sensors, Linear and Rotational Sensors, Acceleration Sensors, Force Measurement, Torque and Power Measurement, Flow Measurement, Temperature Measurements, Distance Measuring and Proximity Sensors, Light Detection, Use of RF, Infra-Red sensors in automobiles, Micro-sensors.

RBT Levels: L2, L3

Module-3

Actuators: Introduction to Actuators – Mechanical, Electrical and combinational actuators, Electro-mechanical Actuators, Electrical Machines, Piezoelectric Actuators, Hydraulic and Pneumatic Actuation Systems, Applications of few types of actuators in automobiles.

Electrical Actuation Systems: Importance of actuators, classification of Actuators, Mechanical Switches, Bouncing and De-bouncing in Mechanical Switches, Solid State Switches: transistors, Darlington pair, Thyristors, Triacs.

Module-4

Computers and Logic Systems: Logic System Design, Synchronous and Asynchronous Systems, Sequential Systems, Control System Architecture, Control with Embedded Computers and Programmable Logic Control, Digital Signal Processing for Mechatronic Applications, Neural Networks and Fuzzy Systems, Artificial Intelligence and Expert System Approach to control System design, Design Optimization of Mechatronic Systems.

RBT Levels: L2, L3

RBT Levels: L2, L3

Module-5

Data Acquisition and Software Development: Introduction to Data Acquisition, Measurement, Techniques, Data Acquisition systems, Importance of data acquisition in automobiles. Computer-Based Instrumentation Systems, Software Design and Development, Data Recording and Data Logging, DAQ for automotive engine system and other Measurements, Electronic Control Unit (ECU), Features of design and system logic in multiple signal measurements.

RBT Levels: L2, L3

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum

total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- 1. Three Unit Tests each of **20 Marks**
- 2. Two assignments each of **20 Marks** or **one Skill Development Activity of 40 marks** to attain the COs and POs

The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.

Suggested Learning Resources:

Text Books

- 1. Mechatronics W.Bolton, Longman, 2Ed, Pearson Publications, 2007
- 2. Microprocessor Architecture, Programming & Applications With 8085/8085A R.S. Ganokar, Wiley Eastern, 2008

Reference Books

- 1. Mechatronics Principles, Concepts and Applications Nitiagour and PremchandMohalik Tata McGraw Hill 2003.
- 2. Measurement, Instrumentation, and Sensors Handbook John G. Webster. Editor-inchief, CRC Press. 1999. 0-8493-2145-X. PDF files online available at www.engnetbase.com
- 3. Mechatronics Principles & Applications by Godfrey C. Onwubolu, Elsevier.
- 4. Introduction Mechatronics & Measurement Systems, David.G. Aliciatore

Skill Development Activities Suggested:

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical –activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
C01	Explain the basics of Mechatronics and its design approach.	L3
CO2	Explain the operation and applications of various sensors.	L3
CO3	Explain and discuss the operation of various actuators and their applications in	L4

	systems.	
C04	Explain and discuss the concepts of logic design, computer communication networks	L4
C05	Figure and discuss the concepts of data acquisition software design and	1.4
005	development.	

INTERNET OF THINGS AND APPLICATIONS					
Course Code	MLEL216B	CIE Marks	50		
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50		
Total Hours of Pedagogy	40HoursTheory	Total Marks	100		
Credits	3	Exam Hours	03		

Course Learning objectives: This Course will enable students to

- Understand IoT concepts and network architecture for practical application.
- Understand roles in IoT, simplified architecture, and computing hierarchy.
- Understand smart objects, sensor networks, and IoT access technologies.
- Gain knowledge about IoT application protocols, data analytics, and big data technologies.
- Understand IoT security strategies and best practices.
 - Module-1

What is IoT: Introduction to IoT, Genesis of IoT, IoT and Digitization , IoT Impact, Convergence of IT and OT ,IoT Challenges

IoT Network Architecture and Design: Drivers Behind New Network Architectures, Comparing IoT Architectures RBT Levels: L2, L3

Module-2

Simplified IoT Architecture: The Core IoT Functional Stack, Layer1, Layer 2, Layer3. **IoT Data Management and Compute Stack:** Fog Computing, Edge Computing, The Hierarchy of Edge, Fog and Cloud.

RBT Levels: L2, L3

Module-3

Smart Objects: The "Things" in IoT: Sensors, Actuators and Smart Objects, Micro-Electro-Mechanical Systems (MEMS), Smart Objects, Sensor Networks.

Connecting Smart Objects: Communications Criteria, Range, Frequency Bands, Power Consumption, Topology, Constrained Devices, Constrained-Node Networks, Data Rate and Throughput, Latency and Determinism, Overhead and Payload.

IOT Access Technologies: IEEE 802.15.4, Standardization and Alliances, Physical Layer, MAC Layer, Topology, Security, Competitive Technologies, IEEE 802.15.4g and 802.15.4e, Standardization and Alliances, Physical Layer, MAC Layer, Topology, Security, Competitive Technologies.

RBT Levels: L2, L3

Module-4

Application Protocols for IoT: The Transport Layer, IoT Application Transport Methods, Application Layer Protocol Not Present, SCADA, A Little Background on SCADA, Adapting SCADA for IP, Tunneling Legacy SCADA over IP Networks, SCADA Protocol Translation, SCADA Transport over LLNs with MAP-T, Generic Web-Based Protocols. **Data and Analytics for IoT**: An introduction to Data Analytics for IoT, Big Data Analytics Tools and Technology, Edge Streaming Analytics

RBT Levels: L2, L3

Module-5

Securing IoT: A Brief History of OT Security, Common Challenges in OT Security, How IT and OT Security Practices and Systems Vary, Formal Risk Analysis Structures, The Phased Application of Security in an Operational Environment.

RBT Levels: L2, L3

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. **Continuous Internal Evaluation**:

1. Two Unit Tests each of **25 Marks**

2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- **3.** Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module.

Suggested Learning Resources:

Text Books:

1. David Hanes, Gonzalo Salgueiro, Patrick Grossetete, Robert Barton, Jerome Henry "IoT Fundamentals: Networking Technologies, Protocols, and Use Cases for the Internet of Things".

Reference books:

1. Arshdeep Bhaga, Vijay Madishetti, "Internet of things: A hands on Approach", Universities Press, ISBN:978172719547, 2015.

Web links and Video Lectures (e-Resources):

• https://youtu.be/c6lqXb14c0I

Skill Development Activities Suggested

• The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill.

Course outcome (Course Skill Set)

Sl. No.	Description
C01	Explain IoT concepts and network architecture for practical application.
CO2	Analyse roles in IoT, apply simplified architecture and computing hierarchy.
CO3	Analyse smart objects, sensor networks, and IoT access technologies.
CO4	Analyze and apply IoT application protocols, data analytics, and big data technologies.
CO5	Explain IoT security strategies and apply best practices effectively.

Sl. No.	Description	POs
1	Adequate knowledge of fundamentals on sensors, signal conditioning and IoT.	P01
2	Ability to design, implement, analyse, interpret data and synthesis of information.	P02
3	Ability to analyse a problem critically using scientific approach, relevant IT tools and techniques.	P03
4	Appropriate research skills for solving new problem and present a substantial technical report.	PO4
5	Ability to work ethically and carry out the work with social responsibility.	P05
6	Professional skills to carry out work independently or collaboratively in a multidisciplinary environment.	P06

Mapping o	f COS and l	POs			-	
	P01	P02	P03	P04	P05	P06
CO1	X	X				
CO2	X	X				
CO3	X	X	X			X
CO4	X	X	X			X
CO5	X				X	

CYBER SECURITY			
Course Code	MLEL216C	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 Hours of teaching	Total Marks	100
Credits	3	Exam Hours	03
 Course Learning objectives: To understand the cybercrime and laws and computer forensics 			
	Module-1		
Module-1 IntroductiontoCybercrimeandLaws Introduction, Cybercrime: Definition and Origins of the word, Cybercrime and informationSecurity,WhoareCybercriminals?ClassificationsofCybercrimes.HowCriminalsPlanThem– Introduction, How Criminals Plan the Attacks, Cybercafé and Cybercrimes, Botnets, AttackVector,TheIndianITACT2000andamendments. PRT Levels: L2,			
	Module-2		
ToolsandMethodsusedinCybercrime Introduction,ProxyServerandAnonymizers,PasswordCracking,Keyloggersand Spyware,VirusandWarms,Trojanandbackdoors,Steganography,DOSandDDOSattack,SQL injection,BufferOverflow.			
	Module-3		DI Levels. 12, 15
Introduction, Phishing – Method SpyPhishing.IdentityTheft– PII,TypesofIdentityTheft,Techniquesc igitalEvidence,DigitalForensicsLifeCyd Understanding Computer Forensi	ds of Phishing, Phishing Techi ofIDTheft.DigitalForensicsScience,Nee cle. <u>Module-4</u> cs: Introduction, Historical Backgro	niques, Phishing edforComputerCyb R ound of Cyber fo	Toolkits and perforensicsandD BT Levels: L2, L3 prensics, Digital
ForensicsScience, The Need for Computer Forensics, Cyber forensics and Digital Evidence, Forensics Analysis of E-Mail, Digital Forensics Life Cycle, Chain of Custody Concept, Network Forensics, Approaching a ComputerForensicsInvestigation, Setting up a Computer Forensics Laboratory : Understanding the Requirements, Computer Forensics and Steganography, Relevance of the OSI 7 LayerModeltoComputerForensics, ForensicsandSocialNetworkingSites:TheSecurity/PrivacyThreats,Computer Forensics from Compliance Perspective, Challenges in Computer Forensics, Special Tools and Techniques,ForensicsAuditing,Antiforensics. RBT Levels: L2, L3			
	Module-5		
Introduction to Security Policies an InformationSecurity Standards Iso, Introduction to Indian Cyber Law, Obje of Intellectual -Property RelatedLegislationinIndia,Patent,Copy	Id Cyber Laws: Need for An Introducing Various Security Polic ective and Scope of the IT Act, 2000, In yright,LawRelatedtoSemiconductorLa	Information S cies and Their I tellectual Property ayoutandDesign,So R	Security Policy, Review Process, Issues, Overview - oftware License. BT Levels: L2, L3
Assessment Details (both CIE and SE	E)		
The weightage of Continuous Internal minimum passing mark for the CIE is 5 maximum marks of SEE. A student sha credits allotted to each subject/ course total of the CIE (Continuous Internal Ev Continuous Internal Evaluation:	Evaluation (CIE) is 50% and for Sem 50% of the maximum marks. Minimum all be deemed to have satisfied the aca if the student secures not less than 50 aluation) and SEE (Semester End Exam	ester End Exam (: passing marks in demic requiremen % (50 marks out o ination) taken toge	SEE) is 50%. The SEE is 40% of the ts and earned the of 100) in the sum ether.

- 1. Three Unit Tests each of 20 Marks
- 2. Two assignments each of **20 Marks** or **one Skill Development Activity of 40 marks** to attain the COs and POs

The sum of three tests, two assignments/skill Development Activities, will be **scaled down to 50 marks CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

Semester End Examination:

- The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Text Books

- 1. Anti-HackerToolKit(IndianEdition)byMikeShema,PublicationMcGrawHill.
- 2. CyberSecurityUnderstandingCyberCrimes,ComputerForensicsandLegalPerspectivesbyNinaGodbolean dSunitBelpure,PublicationWiley.
- 3. Introductiontoinformationsecurityand cyberlaws SuryaPrakashTripathi,RitendraGoyal,Praveen Kumar Shukla DreamtechPress 2015
- 4. MarjieT. Britz- Computer Forensics and Cyber Crime: An Introduction Pearson
- 5. Chwan-Hwa(John)Wu,J.DavidIrwin-IntroductiontoComputerNetworksandCybersecurity CRC Press
- 6. BillNelson,AmeliaPhillips,ChristopherSteuart-GuidetoComputerForensicsandInvestigations CengageLearning

Web links and Video Lectures (e-Resources):

- 1. <u>https://www.mooc.org/</u>
- 2. https://onlinecourses.nptel.ac.in/

Skill Development Activities Suggested:

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management chills. Statistical analysis fiscal expertise etc. **Course outcome (Course Skill Set)**

Sl. No.	Description	Blooms Level
C01	Abletounderstand the cyber crime and cyber laws	L2
CO2	Abletounderstand and analyze the tools and methods used in cyber crime	L2 L4
CO3	Abletounderstand and analyze the phishing and identity, computer forensics	L2 L4

AUTOMOTIVE ELECTRONICS			
Course Code	MLEL216D	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 Hours of teaching	Total Marks	100
Credits	3	Exam Hours	3

Course Learning Objectives:

• To introduce the fundamentals of automotive electronics.

- To create complete understanding of Sensors and actuators related to engine.
- To study the Digital Control systems of engine.
- To impart the knowledge of Bus architectures in automotive field.
- To know the Vehicle Electronics Architecture.

Module-1

Automotive Fundamentals Overview – Evolution of Automotive Electronics, Automobile Physical Configuration, Survey of Major Automotive Systems, The Engine – Engine Block, Cylinder Head, Four Stroke Cycle, Engine Control, Ignition System – Spark plug, High voltage circuit and distribution, Spark pulse generation, Ignition Timing, Diesel Engine, Drive Train -Transmission, Drive Shaft, Differential, Suspension, Brakes, Steering System Starter Battery -Operating principle: The Basics of Electronic Engine Control – Motivation for Electronic Engine Control – Exhaust Emissions, Fuel Economy, Concept of an Electronic Engine control system, Definition of General terms, Definition of Engine performance terms, Engine mapping, Effect of Air/Fuel ratio, spark timing and EGR on performance, Control Strategy, Electronic Fuel control system, Analysis of intake manifold pressure, Electronic Ignition.

RBT Levels: L2, L3

Module-2

Automotive Sensors – Automotive Control System applications of Sensors and Actuators -Variables to be measured, Airflow rate sensor, Strain Gauge MAP sensor, Engine Crankshaft Angular Position Sensor, Magnetic Reluctance Position Sensor, Hall effect Position Sensor, Shielded Field Sensor, Optical Crankshaft Position Sensor, Throttle Angle Sensor (TAS), Engine Coolant Temperature (ECT) Sensor, Exhaust Gas Oxygen (O2/EGO) Lambda Sensors, Piezoelectric Knock Sensor. Automotive Engine Control Actuators – Solenoid, Fuel Injector, EGR Actuator, Ignition System.

RBT Levels: L2, L3

Module-3

Digital Engine Control Systems -Digital Engine control features, Control modes for fuel Control (Seven Modes), EGR Control, Electronic Ignition Control -Closed loop Ignition timing, Spark Advance Correction Scheme, Integrated Engine Control System- Secondary Air Management, Evaporative Emissions Canister Purge, Automatic System Adjustment, System Diagnostics.

RBT Levels: L2, L3

Module-4

Automotive Networking -Bus Systems – Classification, Applications in the vehicle, Coupling of networks, Examples of networked vehicles Buses – CAN Bus, LIN Bus, MOST Bus, Bluetooth, Flex Ray, Diagnostic Interfaces. Vehicle Motion Control – Typical Cruise Control System, Digital Cruise Control System, Digital Speed Sensor, Throttle Actuator, Digital Cruise Control configuration, Cruise Control Electronics (Digital only), Antilock Brake System (ABS).

RBT Levels: L2, L3

Module-5

Vehicle Electronics Architecture Introduction ,Instrument Cluster ,Heating and Cooling, Airbag Safety Traction and Stability , Power Assist Steering ,Avionics Fly-By-Wire (FBW) ,Automotive X- By-Wire, Tire Pressure Monitoring ,Modules Count , Straight-Wire-Switch Topology , Embedded Function, A Conventional Radio, An Embedded Radio ,Distributed Vehicle Architecture ,Custom Built Modules ,Modules Cross Compatibility , Integrating Dissimilar Functions ,Integrating Identical Functions: A Universal Module, Key-Off Load Current ,12V/42V Electrical Supply System , Vehicle Input Sensors and Switches 1.23 Vehicle Output Devices ,Vehicle Interior Lights Dimming ,H-Bridge Motor Driver ,Microcontrollers Programming Options, Vehicle Operating Softwares.

RBT Levels: L2, L3

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. **Continuous Internal Evaluation:**

1. Three Unit Tests each of **20 Marks**

2. Two assignments each of 20 Marks or one Skill Development Activity of 40 marks

to attain the COs and POs

The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.

Suggested Learning Resources:

Books

- 1. William B. Ribbens, Understanding Automotive Electronics, Seventh edition 2012, Elsevier Publishing.
- 2. Robert Bosch Gmbh (Ed) Bosch Automotive Electrics and Automotive Electronics Systems and Components, Networking and Hybrid Drive, 5th edition, John Wiley& Sons Inc., 2007.
- 3. Najamuz Zaman" Automotive Electronics Design Fundamentals, Springer International Publishing Switzerland 2015.

Web links and Video Lectures (e-Resources):

- 1. <u>https://www.etf.ues.rs.ba/~slubura/Mehatronicki%20sistemi%20kod%20motora%20i%20vozila/Literatura/understanding%20automative%20electronics.pdf</u>
- https://link springer com/book/10 1007/978-3-319-17584-3

Skill Development Activities Suggested:

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc. Students and the course instructor/s to involve either

individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical –activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
C01	Understand fundamentals of automotive electronics.	L2
CO2	Apply the Sensors and actuators on engine.	L3
CO3	Analyse the Digital Control systems of engine.	L4
CO4	Identify the Bus architectures in automotive field.	L1,L2
C05	Gain the knowledge of Vehicle Electronics Architecture	L1,L2

ADVANCED COMMUNICATION LAB				
Course Code		MLELL207	CIE Marks	50
Teaching Hours/Week (L:P:SDA)		1:2:0	SEE Marks	50
Total Ho	ours of Pedagogy	13 Hours of teaching and 10-13	Total Marks	100
		Practical sessions	TOTAL MALKS	
Credits		2	Exam Hours	03
PartA: I	EDA Using Cadence OrCAD or Or	CAD Lite or any EDA Tool,designandv	erifythefollowing:	
Sl. No.	Experiments			
1	SimulationofASKmodulationanddemodulation			
2	SimulationofFSKmodulationand demodulation			
3	SimulationofBPSKmodulationand demodulation			
4	SimulationofQPSKmodulationand demodulation			
5	SimulationofsignalconstellationQPSKwithRayleighfadingandAWGN			
6	SimulationofsignalconstellationM-aryQAMwith AWGN fading			
7	Tosimulatethecommunicationlink			
8	TosimulateZeroForcingalgorithm			
9	Tosimulate LMSalgorithm			
10	Generationof m-Sequence and verifyits properties			
11 GenerationGold Sequenceand verifyitsproperties				
ConductofPracticalExamination:				
1. Allaboratory experiments are to be included for practical examination.				
 Studentsareanowed topickoneexperiment fromthe lot. Strictlyfollowtheinstructionsasprinted on the coverpage of answerscript for breakup of marks 				

- 3. Strictlyfollowtheinstructionsasprintedon thecoverpageotanswerscript forbreakup otmarks.
- 4. Changeofexperiment is allowed only once and Marksallotted to the procedure part obemade zero.

TheweightageofContinuousInternalEvaluation(CIE)is50% and forSemesterEndExam(SEE)is50%. Theminimu mpassingmarkfortheCIE 50% of the maximum marks. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 40% of maximum marks in the semester-end examination (SEE). In total of CIE and SEE student has to secure 50% maximum marks of the course.

ContinuousInternalEvaluation(CIE):

CIEmarksforthepracticalcourseis **50Marks**.

Thesplit-upofCIEmarksfor record/journalandtest arein theratio **60:40**.

- 1. Eachexperimenttobeevaluatedforconductionwithobservationsheetandrecordwriteup.Rubricsfortheevaluationofthejournal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known tostudentsatthebeginning of the practical session.
- 2. Recordshouldcontainallthespecified experimentsinthesyllabusandeachexperimentwriteupwillbeevaluated for10marks.
- 3. Totalmarksscoredbythestudentsare scaled downedto30marks(60%ofmaximummarks).
- 4. Weightageto begivenforneatnessandsubmission of record/write-upontime.
- 5. Departmentshallconduct02testsfor100marks,thefirsttestshallbeconductedafterthe8thweekofthese mesterandthesecondtestshall be conducted after the 14th weekofthe semester.
- 6. Ineachtest,testwrite-

up,conductionofexperiment,acceptableresult,andproceduralknowledgewillcarryaweightageof60% andtherest 40% for viva-voce.

- 7. Thesuitablerubricscan bedesignedtoevaluateeach studentsperformanceand learningability.
- 8. Theaverageof02 tests isscaleddown to **20marks**(40% of the maximum marks).

TheSumof**scaled-down**marks scored inthereport write-up/journal and average marksoftwo testsis thetotal CIE marksscored by the student.

SemesterEndEvaluation(SEE):

- 9. SEEmarksfor thepractical course is 50 Marks.
- 10. SEEshallbeconducted jointlybythetwo examiners of the same institute, examiners are appointed by the University.
- 11. Alllaboratory experiments are to be included for practical examination.
- 12. (Rubrics)Breakupofmarksandtheinstructionsprintedonthecoverpageoftheanswerscripttobestrictlyadh eredtobytheexaminers.
 - **OR**based onthecourserequirementevaluation rubricsshallbedecided jointlybyexaminers.
- 13. Students canpickonequestion (experiment) from the
- questionslotpreparedbytheinternal/externalexaminers jointly.
- 14. Evaluation of testwrite-up/conduction procedure and result/viva will be conducted jointly by examiners.
- 15. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% ofmaximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, basedon course type, rubrics shallbedecidedbythe examiners)
- 16. Changeofexperimentisallowed onlyonceand 10%Marksallottedtotheprocedure partto bemadezero.

ThedurationofSEEis03 hours