

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E. in Electronics and Communication Engineering

Scheme of Teaching and Examinations 2022

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2023-24)

III SEMESTER

Sl. No	Course	Course Code	Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	
					L	T	P	S					
1	PCC	BMATEC301	AV Mathematics-III for EC Engineering	TD- Maths PSB - Maths	3	0	0		03	50	50	100	3
2	IPCC	BEC302	Digital System Design using Verilog	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4
3	IPCC	BEC303	Electronic Principles and Circuits	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4
4	PCC	BEC304	Network Analysis	TD: ECE PSB: ECE	3	0	0		03	50	50	100	3
5	PCCL	BECL305	Analog and Digital Systems Design Lab	TD: ECE PSB: ECE	0	0	2		03	50	50	100	1
6	ESC	BXX306x	ESC/ETC/PLC	TD: PSB:	3	0	0		03	50	50	100	3
7	UHV	BSCK307	Social Connect and Responsibility	Any Department	0	0	2		01	100	---	100	1
8	AEC/ SEC	BXX358x	Ability Enhancement Course/Skill Enhancement Course– III		If the course is a Theory				01	50	50	100	1
					1	0	0						
					If a course is a laboratory				02				
					0	0	2						
9	MC	BNSK359	National Service Scheme (NSS)	NSS coordinator	0	0	2			100	---	100	0
		BPEK359	Physical Education (PE) (Sports and Athletics)	Physical Education Director									
		BYOK359	Yoga	Yoga Teacher									
Total									550	350	900	20	

PCC: Professional Core Course, **PCCL:** Professional Core Course laboratory, **UHV:** Universal Human Value Course, **MC:** Mandatory Course (Non-credit), **AEC:** Ability Enhancement Course, **SEC:** Skill Enhancement Course, **L:** Lecture, **T:** Tutorial, **P:** Practical **S= SDA:** Skill Development Activity, **CIE:** Continuous Internal Evaluation, **SEE:** Semester End Evaluation. **K:** This letter in the course code indicates common to all the stream of engineering. **ESC:** Engineering Science Course, **ETC:** Emerging

Technology Course, PLC: Programming Language Course

Engineering Science Course (ESC/ETC/PLC)

BEC306A	Electronic Devices	BEC306C	Computer Organization and Architecture
BEC306B	Sensors and Instrumentation	BEC306D	Applied Numerical Methods for EC Engineers

Ability Enhancement Course – III

BEC358A	LABVIEW programming	BEC358C	C++ Basics
BEC358B	MATLAB Programming	BEC358D	IOT for Smart Infrastructure

Professional Core Course (IPCC): Refers to Professional Core Course Theory Integrated with practical's of the same course. Credit for IPCC can be 04 and its Teaching– Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2022-23 may please be referred.

National Service Scheme /Physical Education/Yoga: All students have to register for any one of the courses namely National Service Scheme (NSS), Physical Education (PE)(Sports and Athletics), and Yoga(YOG) with the concerned coordinator of the course during the first week of III semesters. Activities shall be carried out between III semester to the VI semester (for 4 semesters). Successful completion of the registered course and requisite CIE score is mandatory for the award of the degree. The events shall be appropriately scheduled by the colleges and the same shall be reflected in the calendar prepared for the NSS, PE, and Yoga activities. These courses shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the course is mandatory for the award of degree.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E. in Electronics and Communication Engineering

Scheme of Teaching and Examinations 2022

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2023-24)

IV SEMESTER

Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	Self-Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	
1	PCC	BEC401	Electromagnetics Theory	TD: ECE /ETE PSB: ECE/ETE	3	0	0		03	50	50	100	3
2	IPCC	BEC402	Principles of Communication Systems	TD: ECE /ETE PSB: ECE/ETE	3	0	2		03	50	50	100	4
3	IPCC	BEC403	Control Systems	TD: ECE /ETE PSB: ECE/ETE	3	0	2		03	50	50	100	4
4	PCCL	BECL404	Communication Lab	TD: ECE /ETE PSB: ECE/ETE	0	0	2		03	50	50	100	1
5	ESC	BEC405x	ESC/ETC/PLC	TD: ECE /ETE PSB: ECE/ETE	3	0	0		03	50	50	100	3
6	AEC/ SEC	BXX456x	Ability Enhancement Course/Skill Enhancement Course- IV	TD and PSB: Concerned department	If the course is Theory				01	50	50	100	1
					1	0	0						
					If the course is a lab				02				
					0	0	2						
4	BSC	BBOK407	Biology For Engineers	TD / PSB: BT, CHE,	3	0	0		03	50	50	100	3
7	UHV	BUHK408	Universal human values course	Any Department	1	0	0		01	50	50	100	1
9	MC	BNSK459	National Service Scheme (NSS)	NSS coordinator	0	0	2			100	---	100	0
		BPEK459	Physical Education (PE) (Sports and Athletics)	Physical Education Director									
		BYOK459	Yoga	Yoga Teacher									
Total									500	400	900	20	

PCC: Professional Core Course, **PCCL:** Professional Core Course laboratory, **UHV:** Universal Human Value Course, **MC:** Mandatory Course (Non-credit), **AEC:** Ability Enhancement Course, **SEC:** Skill Enhancement Course, **L:** Lecture, **T:** Tutorial, **P:** Practical **S= SDA:** Skill Development Activity, **CIE:** Continuous Internal Evaluation, **SEE:** Semester End Evaluation. **K :** This letter in the course code indicates common to all the stream of engineering.

Engineering Science Course (ESC/ETC/PLC)			
BEC405A	Microcontrollers	BEC405C	Operating Systems
BEC405B	Industrial Electronics	BEC405D	Data Structures using C
Ability Enhancement Course / Skill Enhancement Course - IV			
BEC456A	Microcontroller Lab	BEC456C	Octave Programming
BEC456B	Programmable Logic Controllers	BEC456D	Data Structures Lab using C
<p>Professional Core Course (IPCC): Refers to Professional Core Course Theory Integrated with practical of the same course. Credit for IPCC can be 04 and its Teaching– Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2022-23</p> <p>National Service Scheme /Physical Education/Yoga: All students have to register for any one of the courses namely National Service Scheme (NSS), Physical Education (PE)(Sports and Athletics), and Yoga(YOG) with the concerned coordinator of the course during the first week of III semesters. Activities shall be carried out between III semester to the VI semester (for 4 semesters). Successful completion of the registered course and requisite CIE score is mandatory for the award of the degree. The events shall be appropriately scheduled by the colleges and the same shall be reflected in the calendar prepared for the NSS, PE, and Yoga activities. These courses shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the courses is mandatory for the award of degree.</p>			

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in Electronics and Communication Engineering
Scheme of Teaching and Examinations 2022
 Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
 (Effective from the academic year 2023-24)

V SEMESTER													
Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	
1	HSMS	BEC501	Technological Innovation and Management Entrepreneurship	TD- ECE/ETE PSB-ECE/ETE	3	0	0		03	50	50	100	3
2	IPCC	BEC502	Digital Signal Processing	TD- ECE/ETE PSB-ECE/ETE	3	0	2		03	50	50	100	4
3	PCC	BEC503	Digital Communication	TD- ECE/ETE PSB-ECE/ETE	4	0	0		03	50	50	100	4
4	PCCL	BECL504	Digital Communication Lab	TD- ECE/ETE PSB-ECE/ETE	0	0	2		03	50	50	100	1
5	PEC	BEC515x	Professional Elective Course	TD- ECE/ETE PSB-ECE/ETE	3	0	0		03	50	50	100	3
6	PROJ	BEC586	Mini Project	TD- ECE/ETE PSB-ECE/ETE	0	0	4		03	100		100	2
7	AEC	BRMK557	Research Methodology and IPR		2	2	0		02	50	50	100	3
8	MC	BESK508	Environmental Studies	Any Department	2	0	0		02	50	50	100	2
9	MC	BNSK559	National Service Scheme (NSS)	NSS coordinator	0	0	2			100		100	0
		BPEK559	Physical Education (PE) (Sports and Athletics)	Physical Education Director									
		BYOK559	Yoga	Yoga Teacher									
Total									550	350	900	22	
Professional Elective Course													
BEC515A		Intelligent Systems and Machine Learning Algorithms			BEC515C		Data Structure using C++						
BEC515B		Digital Switching and Finite Automata Theory			BEC515D		Satellite and Optical Communication						
PCC: Professional Core Course, PCCL: Professional Core Course laboratory, UHV: Universal Human Value Course, MC: Mandatory Course (Non-credit), AEC: Ability Enhancement Course, SEC: Skill Enhancement Course, L: Lecture, T: Tutorial, P: Practical S= SDA: Skill Development Activity, CIE: Continuous Internal Evaluation, SXX:													

Semester End Evaluation. **K** : The letter in the course code indicates common to all the stream of engineering. **PROJ**: Project /Mini Project. **PEC**: Professional Elective Course

Professional Core Course (IPCC): Refers to Professional Core Course Theory Integrated with practicals of the same course. Credit for IPCC can be 04 and its Teaching– Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2022-23

National Service Scheme /Physical Education/Yoga: All students have to register for any one of the courses namely National Service Scheme (NSS), Physical Education (PE)(Sports and Athletics), and Yoga(YOG) with the concerned coordinator of the course during the first week of III semesters. Activities shall be carried out between III semester to the VI semester (for 4 semesters). Successful completion of the registered course and requisite CIE score is mandatory for the award of the degree. The events shall be appropriately scheduled by the colleges and the same shall be reflected in the calendar prepared for the NSS, PE, and Yoga activities. These courses shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the course is mandatory for the award of degree.

Mini-project work: Mini Project is a laboratory-oriented/hands on course that will provide a platform to students to enhance their practical knowledge and skills by the development of small systems/applications etc. Based on the ability/abilities of the student/s and recommendations of the mentor, a single discipline or a multidisciplinary Mini- project can be assigned to an individual student or to a group having not more than 4 students.

CIE procedure for Mini-project:

(i) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two faculty members of the Department, one of them being the Guide. The CIE marks awarded for the Mini-project work shall be based on the evaluation of the project report, project presentation skill, and question and answer session in the ratio of 50:25:25. The marks awarded for the project report shall be the same for all the batches mates.

(ii) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all the guides of the project.

The CIE marks awarded for the Mini-project, shall be based on the evaluation of the project report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

No SEE component for Mini-Project.

Professional Elective Courses (PEC): A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course. The minimum number of students' strengths for offering a professional elective is 10. However, this conditional shall not be applicable to cases where the admission to the program is less than 10.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in Electronica and Communication Engineering
Scheme of Teaching and Examinations 2022
 Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
 (Effective from the academic year 2023-24)

VI SEMESTER													
Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question and Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	
1	IPCC	BEC601	Embedded System Design	TD- ECE/ETE PSB-ECE/ETE	3	0	2		03	50	50	100	4
2	PCC	BEC602	VLSI Design and Testing	TD- ECE/ETE PSB-ECE/ETE	4	0	0		03	50	50	100	4
3	PEC	BEC613x	Professional Elective Course	TD- ECE/ETE PSB-ECE/ETE	3	0	0		03	50	50	100	3
4	OEC	BEC654x	Open Elective Course	TD- ECE/ETE PSB-ECE/ETE	3	0	0		03	50	50	100	3
5	PROJ	BEC685	Major Project Phase I	TD- ECE/ETE PSB-ECE/ETE	0	0	4		03	100	--	100	2
6	PCCL	BECL606	VLSI Design and Testing Lab	TD- ECE/ETE PSB-ECE/ETE	0	0	2		03	50	50	100	1
7	AEC/SDC	BEC657x	Ability Enhancement Course/Skill Development Course V	TD- ECE/ETE PSB-ECE/ETE	If the course is offered as a Theory				01	50	50	100	1
					1	0	0						
					If course is offered as a practical								
					0	0	2						
8	MC	BNSK658	National Service Scheme (NSS)	NSS coordinator	0	0	2			100	---	100	0
		BPEK658	Physical Education (PE) (Sports and Athletics)	Physical Education Director									
		BYOK658	Yoga	Yoga Teacher									
9	IKS	BIKS609	Indian Knowledge System		1	0	0		01	100	---	100	0
Total									600	300	900	18	
Professional Elective Course													
BEC613A		Multimedia Communication			BEC613C		Digital Image Processing						

BEC613B	Computer and Data Security	BEC613D	FPGA System Design using Verilog
Open Elective Course			
BEC654A	Digital System Design using Verilog	BEC654C	Electronic Communication Systems
BEC654B	Consumer Electronics	BEC654D	Basic VLSI Design
Ability Enhancement Course / Skill Enhancement Course-V			
BEC657A	FPGA System Design using Verilog LAB	BEC657C	IOT Lab
BEC657B	System Modelling using Simulink	BEC657D	Python Programming for Machine Learning Applications
<p>PCC: Professional Core Course, PCCL: Professional Core Course laboratory, UHV: Universal Human Value Course, MC: Mandatory Course (Non-credit), AEC: Ability Enhancement Course, SEC: Skill Enhancement Course, L: Lecture, T: Tutorial, P: Practical S= SDA: Skill Development Activity, CIE: Continuous Internal Evaluation, SEE: Semester End Evaluation. K : The letter in the course code indicates common to all the stream of engineering. PROJ: Project /Mini Project. PEC: Professional Elective Course. PROJ: Project Phase -I, OEC: Open Elective Course</p>			
<p>Professional Core Course (IPCC): Refers to Professional Core Course Theory Integrated with practicals of the same course. Credit for IPCC can be 04 and its Teaching– Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2022-23</p> <p>National Service Scheme /Physical Education/Yoga: All students have to register for any one of the courses namely National Service Scheme (NSS), Physical Education (PE)(Sports and Athletics), and Yoga(YOG) with the concerned coordinator of the course during the first week of III semesters. Activities shall be carried out between III semester to the VI semester (for 4 semesters). Successful completion of the registered course and requisite CIE score is mandatory for the award of the degree. The events shall be appropriately scheduled by the colleges and the same shall be reflected in the calendar prepared for the NSS, PE, and Yoga activities. These courses shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the course is mandatory for the award of degree.</p>			
<p>Professional Elective Courses (PEC): A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course. The minimum number of students' strengths for offering professional electives is 10. However, this conditional shall not be applicable to cases where the admission to the program is less than 10.</p>			
<p>Open Elective Courses:</p> <p>Students belonging to a particular stream of Engineering and Technology are not entitled to the open electives offered by their parent Department. However, they can opt for an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under the guidance of the Program Coordinator/ Advisor/Mentor. The minimum number of students' strength for offering Open Elective Course is 10. However, this condition shall not be applicable to class where the admission to the program is less than 10.</p>			
<p>Project Phase-I : Students have to discuss with the mentor /guide and with their helphe/she has to complete the literature survey and prepare the report and finally define the problem statement for the project work.</p>			

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in Electronics and Communication Engineering
Scheme of Teaching and Examinations 2022
 Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
 (Effective from the academic year 2023-24)

VII SEMESTER (Swappable VII and VIII SEMESTER)

VI SEMESTER (Swappable VII and VIII SEMESTER)													
Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question and Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	
1	IPCC	BEC701	Microwave Engineering and Antenna Theory		3	0	2		03	50	50	100	4
2	IPCC	BEC702	Computer Networks and Protocols		3	0	2		03	50	50	100	4
3	PCC	BEC703	Wireless Communication Systems		4	0	0		03	50	50	100	4
4	PEC	BEC714x	Professional Elective Course		3	0	0		03	50	50	100	3
5	OEC	BEC755x	Open Elective Course		3	0	0		01	50	50	100	3
6	PROJ	BEC786	Major Project Phase-II		0	0	12		03	100	100	200	6
										350	350	700	24

Professional Elective Course

BEC714A	Application Specific Integrated Circuit	BEC714C	Automotive Electronics
BEC714B	Cyber Security	BEC714D	Radar Communication

Open Elective Course

BEC755A	E-waste Management	BEC755C	Embedded System Applications
BEC755B	Automotive Electronics	BEC755D	Sensors and Actuators

PCC: Professional Core Course, **PCCL:** Professional Core Course laboratory, **PEC:** Professional Elective Course, **OEC:** Open Elective Course **PR:** Project Work, **L:** Lecture, **T:** Tutorial, **P:** Practical **S= SDA:** Skill Development Activity, **CIE:** Continuous Internal Evaluation, **SEE:** Semester End Evaluation. **TD-** Teaching Department, **PSB:** Paper Setting department, **OEC:** Open Elective Course, **PEC:** Professional Elective Course. **PROJ:** Project work

Note: VII and VIII semesters of IV years of the program

(1) Institutions can swap the VII and VIII Semester Schemes of Teaching and Examinations to accommodate research internships/ industry internships after the VI semester.

(2) Credits earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether the VII or VIII semesters is completed during the beginning of the IV year or the later part of IV years of the program.

Professional Elective Courses (PEC): A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course. The minimum number of students' strengths for offering professional electives is 10. However, this conditional shall not be applicable to cases where the admission to the program is less than 10.

Open Elective Courses:

Students belonging to a particular stream of Engineering and Technology are not entitled to the open electives offered by their parent Department. However, they can opt for an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under the guidance of the Program Coordinator/ Advisor/Mentor. The minimum numbers of students' strength for offering Open Elective Course is 10. However, this condition shall not be applicable to class where the admission to the program is less than 10.

PROJECT WORK (21XXP75): The objective of the Project work is

- (i) To encourage independent learning and the innovative attitude of the students.
- (ii) To develop interactive attitude, communication skills, organization, time management, and presentation skills.
- (iii) To impart flexibility and adaptability.
- (iv) To inspire team working.
- (v) To expand intellectual capacity, credibility, judgment and intuition.
- (vi) To adhere to punctuality, setting and meeting deadlines.
- (vii) To install responsibilities to oneself and others.
- (viii) To train students to present the topic of project work in a seminar without any fear, face the audience confidently, enhance communication skills, involve in group discussion to present and exchange ideas.

CIE procedure for Project Work:

(1) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two senior faculty members of the Department, one of whom shall be the Guide.

The CIE marks awarded for the project work, shall be based on the evaluation of the project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

(2) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all guides of the college. Participation of external guide/s, if any, is desirable. The CIE marks awarded for the project work, shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

SEE procedure for Project Work: SEE for project work will be conducted by the two examiners appointed by the University. The SEE marks awarded for the project work shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in Electronic and Communication Engineering
Scheme of Teaching and Examinations 2022
 Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
 (Effective from the academic year 2023-24)

VIII SEMESTER (Swappable VII and VIII SEMESTER)

Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	
1	PEC	BEC801x	Professional Elective (Online Courses)		3	0	0		03	50	50	100	3
2	OEC	BEC802x	Open Elective (Online Courses)		3	0	0		01	50	50	100	3
3	INT	BEC803	Internship (Industry/Research) (14 - 20 weeks)		0	0	12		03	100	100	200	10
										200	200	400	16

Professional Elective Course (Online courses)

BEC801A	BOS Recommended Course	BEC801C	BOS Recommended Course
BEC801B	BOS Recommended Course	BEC801D	BOS Recommended Course

Open Elective Courses (Online Courses)

BEC802A	BOS Recommended Course	BEC802C	BOS Recommended Course
BEC802B	BOS Recommended Course	BEC802D	BOS Recommended Course

L: Lecture, **T:** Tutorial, **P:** Practical **S= SDA:** Skill Development Activity, **CIE:** Continuous Internal Evaluation, **SEE:** Semester End Evaluation. **TD-** Teaching Department, **PSB:** Paper Setting department, **OEC:** Open Elective Course, **PEC:** Professional Elective Course. **PROJ:** Project work, **INT:** Industry Internship / Research Internship / Rural Internship

Note: VII and VIII semesters of IV years of the program

Swapping Facility

- Institutions can swap VII and VIII Semester Scheme of Teaching and Examinations to accommodate **research internships/ industry internships/Rural Internship** after the VI semester.
- Credits earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether VII or VIII semester is completed during the beginning of IV year or later part of IV year of the program.

Elucidation:

At the beginning of IV years of the program i.e., after VI semester, VII semester classwork and VIII semester **Research Internship /Industrial Internship / Rural Internship** shall be permitted to be operated simultaneously by the University so that students have ample opportunity for an internship. In other words, a good percentage of the class shall attend VII semester classwork and a similar percentage of others shall attend to Research Internship or Industrial Internship or Rural Internship.

Research/Industrial /Rural Internship shall be carried out at an Industry, NGO, MSME, Innovation center, Incubation centre, Start-up, centre of Excellence (CoE), Study Centre established in the parent institute and /or at reputed research organizations/institutes.

The mandatory Research internship /Industry internship / Rural Internship is for 14 to 20 weeks. The internship shall be considered as a head of passing and shall be considered for the award of a degree. Those, who do not take up/complete the internship shall be declared to fail and shall have to complete it during the subsequent University examination after satisfying the internship requirements.

Research internship: A research internship is intended to offer the flavor of current research going on in the research field. It helps students get familiarized with the field and imparts the skill required for carrying out research.

Industry internship: Is an extended period of work experience undertaken by students to supplement their degree for professional development. It also helps them learn to overcome unexpected obstacles and successfully navigate organizations, perspectives, and cultures. Dealing with contingencies helps students recognize, appreciate, and adapt to organizational realities by tempering their knowledge with practical constraints.

Rural Internship: Rural development internship is an initiative of Unnat Bharat Abhiyan Cell, RGIT in association with AICTE to involve students of all departments studying in different academic years for exploring various opportunities in techno-social fields, to connect and work with Rural India for their upliftment.

The faculty coordinator or mentor has to monitor the student's internship progress and interact with them to guide for the successful completion of the internship.

The students are permitted to carry out the internship anywhere in India or abroad. University shall not bear any expenses incurred in respect of the internship.

With the consent of the internal guide and Principal of the Institution, students shall be allowed to carry out the internship at their hometown (**within or outside the state or abroad**), provided favorable facilities are available for the internship and the student remains regularly in contact with the internal guide. **University shall not bear any cost involved in carrying out the internship by students.** However, students can receive any financial assistance extended by the organization.

Professional Elective /Open Elective Course:These are ONLINE courses suggested by the respective Board of Studies. Details of these courses shall be made available for students on the VTU web portal.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in the title of the program
Scheme of Teaching and Examinations 2022
Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2023-24)

VI SEMESTER													
Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	
1	IPCC	BXX601	Embedded System Design		3	0	2		03	50	50	100	4
2	PCC	BXX602	Microwave and Antenna Theory		4	0	0		03	50	50	100	4
3	PEC	BXX613x	Professional Elective Course		3	0	0		03	50	50	100	3
4	OEC	BXX654x	Open Elective Course		3	0	0		03	50	50	100	3
5	PCCL	BXXL606	Lab component		0	0	2		03	50	50	100	1
6	AEC/SDC	BXX657x	Ability Enhancement Course/Skill Development Course V		If the course is offered as a Theory				01	50	50	100	1
					1	0	0						
					If course is offered as a practical								
					0	0	2						
7	MC	BNSK658	National Service Scheme (NSS)	NSS coordinator	0	0	2			100	---	100	0
		BPEK658	Physical Education (PE) (Sports and Athletics)	Physical Education Director									
		BYOK658	Yoga	Yoga Teacher									
8	IKS	BIKS609	Indian Knowledge System		1	0	0		01	100	---	100	0
Total									500	300	800	16	

Professional Elective Course

BEC613A	Intelligent Systems and Machine Learning Algorithms	BEC613C	Digital Image Processing
BEC613B	Computer and Data Security	BEC613D	FPGA System Design using Verilog
Open Elective Course			
BEC654A	Digital System Design using Verilog	BEC654C	Electronic Communication Systems

BEC654B	Consumer Electronics	BEC654D	Basic VLSI Design
Ability Enhancement Course / Skill Enhancement Course-V			
BEC657A	FPGA System Design using Verilog LAB	BEC657C	IOT Lab
BEC657B	System Modelling using Simulink	BEC657D	Python Programming for Machine Learning Applications

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E. in the title of the program

Scheme of Teaching and Examinations 2022

Outcome Based Education (OBE) and Choice Based Credit System (CBCS)

(Effective from the academic year 2023-24)

VII and VIII semester for who seeks internship with project work

Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	
1	PCC	BXX701	To be completed in 5 th / 6 th semester		3	0	2		03	50	50	100	4
2	PCC	BXX702	To be completed in 5 th / 6 th semester		3	0	2		03	50	50	100	4
3	PCC	BXX703	To be completed in 5 th / 6 th semester		4	0	0		03	50	50	100	3
4	PEC	BXX714x	Professional Elective Course (MOOC Courses)		3	0	0		03	50	50	100	3
5	OEC	BXX755x	Open Elective Courses(MOOC courses)		3	0	0		01	50	50	100	3
1	PEC	Bxx801x	Professional Elective (Online Courses)		3	0	0		03	50	50	100	3
2	OEC	Bxx802x	Open Elective (Online Courses)		3	0	0		01	50	50	100	3
3	PROJ	BXX883	Project Work Outcome of Training		0	0	12		03	100	100	200	9
4	INT	Bxx804	Internship (Industry/Research) (Two semesters)		0	0	12		03	100	100	200	10
Total									200	200	400	42	

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in Electronics and Communication Engineering
Scheme of Teaching and Examinations 2022
 Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
 (Effective from the academic year 2023-24)

VI SEMESTER (SCHEME-A)

Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	
1	IPCC	BEC601	Embedded System Design		3	0	2		03	50	50	100	4
2	PCC	BEC602	VLSI Design and Testing		4	0	0		03	50	50	100	4
3	PEC	BEC613x	Professional Elective Course		3	0	0		03	50	50	100	3
4	OEC	BXX654x	Open Elective Course		3	0	0		03	50	50	100	3
5	PROJ	BXX685	Project Phase I		0	0	4		03	100	--	100	2
6	PCCL	BXXL606	VLSI Design and Testing Lab		0	0	2		03	50	50	100	1
7	AEC/SDC	BXX657x	Ability Enhancement Course/Skill Development Course V		If the course is a Theory				01	50	50	100	1
1					0	0							
If course is a practical													
0					0	2							
8	MC	BNSK658	National Service Scheme (NSS)	NSS coordinator	0	0	2		100	---	100	PP	
		BPEK658	Physical Education (PE) (Sports and Athletics)	Physical Education Director									
		BYOK658	Yoga	Yoga Teacher									
9	MC	BIKS609	Indian Knowledge System		1	0	0			100	0	100	PP
Total									500	300	800	18	
Professional Elective Course													
BEC613A		Multimedia Communication		BEC613C	Digital Image Processing								
BEC613B		Data Security		BEC613D	FPGA Based System design Using Verilog								
Open Elective Course													
BEC654A		Digital System Design using Verilog		BEC654C	Electronics Communication System								

BEC654B	Consumer Electronics	BEC654D	Basic VLSI Design
Ability Enhancement Course / Skill Enhancement Course-V			
BECL657A(L:T:P)	FPGA system design Lab using Verilog	BECL657C(L:T:P)	IoT Laboratory
BECL657B(L:T:P)	System Modeling using Simulink	BECL657D(L:T:P)	Python Programming for Machine Learning Applications
<p>PCC: Professional Core Course, PCCL: Professional Core Course laboratory, UHV: Universal Human Value Course, MC: Mandatory Course (Non-credit), AEC: Ability Enhancement Course, SEC: Skill Enhancement Course, L: Lecture, T: Tutorial, P: Practical S= SDA: Skill Development Activity, CIE: Continuous Internal Evaluation, SEE: Semester End Evaluation. K : The letter in the course code indicates common to all the stream of engineering. PROJ: Project /Mini Project. PEC: Professional Elective Course. PROJ: Project Phase -I, OEC: Open Elective Course</p>			
<p>Professional Core Course (IPCC): Refers to Professional Core Course Theory Integrated with practicals of the same course. Credit for IPCC can be 04 and its Teaching–Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2022-23</p> <p>National Service Scheme /Physical Education/Yoga: All students have to register for any one of the courses namely National Service Scheme (NSS), Physical Education (PE)(Sports and Athletics), and Yoga(YOG) with the concerned coordinator of the course during the first week of III/IV/V/VI semesters. Colleges are required to submit the Continuous Internal Evaluation (CIE) marks for the activities completed by students under selected course each semester. The students should be allowed to engage in different activities/courses each semester. For example, a student who participates in sports in the 3rd semester could choose to undertake NSS in the next semester and Yoga in another semester. This approach aligns with the student-centric focus of the National Education Policy (NEP) 2022 and helps distribute the workload related Physical Education/NSS/Yoga of more evenly across different departments. Activities shall be carried out between III semester to the VI semester (for 4 semesters). Successful completion of the registered course and requisite CIE score is mandatory for the award of the degree. The events shall be appropriately scheduled by the colleges and the same shall be reflected in the calendar prepared for the NSS, PE, and Yoga activities. These courses shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the course is mandatory for the award of degree.</p>			
<p>Professional Elective Courses (PEC): A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course. The minimum number of students' strengths for offering professional electives is 10. However, this conditional shall not be applicable to cases where the admission to the program is less than 10.</p>			
<p>Open Elective Courses: Students belonging to a particular stream of Engineering and Technology are not entitled to the open electives offered by their parent</p>			

Department. However, they can opt for an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under the guidance of the Program Coordinator/ Advisor/Mentor. The minimum number of students' strength for offering Open Elective Course is 10. However, this condition shall not be applicable to class where the admission to the program is less than 10.

Project Phase-I : Students have to discuss with the mentor /guide and with their helphe/she has to complete the literature survey and prepare the report and finally define the problem statement for the project work.

VISVESVARAYATECHNOLOGICALUNIVERSITY,BELAGAVI
**B.E.inElectronicsandCommunicationEngineeringSchemeof
TeachingandExaminations2022**
OutcomeBasedEducation(OBE)andChoiceBasedCreditSystem(CBCS)
(Effectivefromtheacademic year2023-24)

VIISEMESTER(SwappableVIIandVIIISEMESTER)

Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours/Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	
					L	T	P	S					
1	IPCC	BEC701	Microwave Engineering and Antenna Theory		3	0	2		03	50	50	100	4
2	IPCC	BEC702	Computer Networks and Protocols		3	0	2		03	50	50	100	4
3	PCC	BEC703	Wireless Communication Systems		4	0	0		03	50	50	100	4
4	PEC	BEC714x	Professional Elective Course		3	0	0		03	50	50	100	3
5	OEC	BEC755x	Open Elective Course		3	0	0		01	50	50	100	3
6	PROJ	BEC786	Major Project Phase-II		0	0	12		03	100	100	200	6
										350	350	700	24

Professional Elective Course

BEC714A	Application Specific Integrated Circuit	BEC714C	Automotive Electronics
BEC714B	Computer and Network Security.	BEC714D	Radar Communication

Open Elective Course

BEC755A	E-waste Management	BTE755C	Embedded System Applications
BEC755B	Automotive Engineering	BEC755D	Sensors and Actuators

PCC: Professional Core Course, **PCCL:** Professional Core Course Laboratory, **PEC:** Professional Elective Course, **OEC:** Open Elective Course **PR:** Project Work, **L:** Lecture, **T:** Tutorial, **P:** Practical **S= SDA:** Skill Development Activity, **CIE:** Continuous Internal Evaluation, **SEE:** Semester End Evaluation. **TD-** Teaching Department, **PSB:** Paper Setting department, **OEC:** Open Elective Course, **PEC:** Professional Elective Course. **PROJ:** Project work

Note: VII and VIII semesters of IV year of the program

- (1) Institutions can swap the VII and VIII Semester Schemes of Teaching and Examination to accommodate research internships/industry internships after the VI semester.
- (2) Credit earned for the courses of VII and VIII Semester Scheme of Teaching and Examination shall be counted against the corresponding semesters whether the VII or VIII semester is completed during the beginning of the IV year or the later part of IV year of the program.

Professional Elective Courses (PEC): A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course. The minimum number of students' strength for offering professional electives is 10. However, this conditional shall not be applicable to cases where the admission to the program is less than 10.

Open Elective Courses:

Students belonging to a particular stream of Engineering and Technology are not entitled to the open electives offered by their parent Department. However, they can opt for an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under the guidance of the Program Coordinator/Advisor/Mentor. The minimum numbers of students' strength for offering Open Elective Course is 10. However, this condition shall not be applicable to class where the admission to the program is less than 10.

PROJECT WORK (21XX P75): The objective of the Project work is

- (i) To encourage independent learning and the innovative attitude of the students.
- (ii) To develop interactive attitude, communications skills, organization, time management, and presentations skills.
- (iii) To impart flexibility and adaptability.
- (iv) To inspire team working.
- (v) To expand intellectual capacity, credibility, judgment and intuition.
- (vi) To adhere to punctuality, setting and meeting deadlines.
- (vii) To install responsibilities to oneself and others.
- (viii) To train students to present the topic of project work in a seminar without any fear, face the audience confidently, enhance communications skills, involve in group discussion to present and exchange ideas.

CIE procedure for Project Work:

(1) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two senior faculty members of the Department, one of whom shall be the Guide.

The CIE marks awarded for the project work, shall be based on the evaluation of the project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batchmates.

(2) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all guides of the college. Participation of external guide/s, if any, is desirable. The CIE marks awarded for the project work, shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batchmates.

SEE procedure for Project Work: SEE for project work will be conducted by the two examiners appointed by the University. The SEE marks awarded for the project work shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25.

VISVESVARAYATECHNOLOGICALUNIVERSITY,BELAGAVI
**B.E.inElectronicandCommunicationEngineeringSchemeof
TeachingandExaminations2022**
OutcomeBasedEducation(OBE)andChoiceBasedCreditSystem(CBCS)
(Effectivefromtheacademic year2023-24)

VIII SEMESTER (Swappable VII and VIII SEMESTER)

Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours/Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIE Marks	SEE Marks	Total Marks	
					L	T	P	S					
1	PEC	BEC801x	Professional Elective (Online Courses)		3	0	0		03	50	50	100	3
2	OEC	BEC802x	Open Elective (Online Courses)		3	0	0		01	50	50	100	3
3	INT	BEC803	Internship (Industry/Research) (14-20 weeks)		0	0	12		03	100	100	200	10
										200	200	400	16

Professional Elective Course (Online Courses)

BEC801A	BOS Recommended Course	BEC801C	BOS Recommended Course
BEC801B	BOS Recommended Course	BEC801D	BOS Recommended Course

Open Elective Courses (Online Courses)

BEC802A	BOS Recommended Course	BEC802C	BOS Recommended Course
BEC802B	BOS Recommended Course	BEC802D	BOS Recommended Course

L:Lecture, **T:**Tutorial, **P:**Practical **S=SDA:**Skill Development Activity, **CIE:**Continuous Internal Evaluation, **SEE:**Semester End Evaluation. **TD-**Teaching Department, **PSB:** Paper Setting department, **OEC:**Open Elective Course, **PEC:**Professional Elective Course. **PROJ:**Project work, **INT:**Industry Internship/Research Internship/Rural Internship

Note: VII and VIII semesters of IV years of the program Swapping Facility

- Institutions can swap VII and VIII Semester Scheme of Teaching and Examinations to accommodate **research internships/ industry internships/Rural Internship** after the VI semester.
- Credit earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether VII or VIII semester is completed during the beginning of IV year or later part of IV year of the program.

Elucidation:

At the beginning of IV years of the program i.e., after VI semester, VII semester classwork and VIII semester **Research Internship /Industrial Internship / Rural Internship** shall be permitted to be operated simultaneously by the University so that students have ample opportunity for an internship. In other words, a good percentage of the class shall attend VII semester classwork and a similar percentage of others shall attend to Research Internship or Industrial Internship or Rural Internship.

Research/Industrial /Rural Internship shall be carried out at an Industry, NGO, MSME, Innovation center, Incubation centre, Start-up, centre of Excellence (CoE), Study Centre established in the parent institute and/or at reputed research organizations/institutes.

The mandatory Research internship /Industry internship / Rural Internship is for 14 to 20 weeks. The internship shall be considered as a head of passing and shall be considered for the award of a degree. Those, who do not take up/complete the internship shall be declared to fail and shall have to complete it during the subsequent University examination after satisfying the internship requirements.

Research internship: A research internship is intended to offer the flavor of current research going on in the research field. It helps students get familiarized with the field and impart the skill required for carrying out research.

Industry internship: Is an extended period of work experience undertaken by students to supplement their degree for professional development. It also helps them learn to overcome unexpected obstacles and successfully navigate organizations, perspectives, and cultures. Dealing with contingencies helps students recognize, appreciate, and adapt to organizational realities by tempering their knowledge with practical constraints.

Rural Internship: Rural development internship is an initiative of Unnat Bharat Abhiyan Cell, RGIT in association with AICTE to involve students of all departments studying in different academic years for exploring various opportunities in techno-social fields, to connect and work with Rural India for their upliftment.

The faculty coordinator or mentor has to monitor the student's internship progress and interact with them to guide for the successful completion of the internship. The students are permitted to carry out the internship anywhere in India or abroad. University shall not bear any expenses incurred in respect of the internship.

With the consent of the internal guide and Principal of the Institution, students shall be allowed to carry out the internship at their hometown (**within or outside the state or abroad**), provided favorable facilities are available for the internship and the student remains regularly in contact with the internal guide. **University shall not bear any cost involved in carrying out the internship by students.** However, students can receive any financial assistance extended by the organization.

Professional Elective/Open Elective Course: These are ONLINE courses suggested by the respective Board of Studies. Details of these courses shall be made available for students on the VTU web portal.

VISVESVARAYATECHNOLOGICALUNIVERSITY,BELAGAVI

**B.E. in the title of the
programSchemeofTeachingandExaminatio
ns2022**

OutcomeBasedEducation(OBE)andChoiceBasedCreditSystem(CBCS)
(Effectivefromtheacademic year2023-24)

VI SEMESTER

Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question Paper Setting Board (P SB)	Teaching Hours/Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIEMarks	SEEMarks	Total Marks	
1	IPCC	BXX601	Embedded System Design		3	0	2		03	50	50	100	4
2	PCC	BXX602	Microwave and Antenna Theory		4	0	0		03	50	50	100	4
3	PEC	BXX613x	Professional Elective Course		3	0	0		03	50	50	100	3
4	OEC	BXX654x	Open Elective Course		3	0	0		03	50	50	100	3
5	PCCL	BXXL606	Lab component		0	0	2		03	50	50	100	1
6	AEC/SDC	BXX657x	Ability Enhancement Course/Skill Development Course V		If the course is offered as a Theory				01	50	50	100	1
					1	0	0						
					If course is offered as a practical								
					0	0	2						
7	MC	BNSK658	National Service Scheme (NSS)	NSS coordinator	0	0	2			100	---	100	0
		BPEK658	Physical Education (PE) (Sports and Athletics)	Physical Education Director									
		BYOK658	Yoga	Yoga Teacher									
8	IKS	BIKS609	Indian Knowledge System		1	0	0		01	100	---	100	0
Total									500	300	800	16	

Professional Elective Course

BEC613A	Intelligent Systems and Machine Learning Algorithms	BEC613C	Digital Image Processing
BEC613B	Computer and Data Security	BEC613D	FPGA System Design using Verilog
Open Elective Course			
BEC654A	Digital System Design using Verilog	BEC654C	Electronic Communication Systems

BEC654B	ConsumerElectronics	BEC654D	BasicVLSIDesign
AbilityEnhancementCourse/SkillEnhancementCourse-V			
BEC657A	FPGASystemDesignusingVerilogLAB	BEC657C	IOTLab
BEC657B	SystemModellingusingSimulink	BEC657D	PythonProgrammingforMachineLearningApplications

VISVESVARAYATECHNOLOGICALUNIVERSITY,BELAGAVI

**B.E. in the title of the
programSchemeofTeachingandExaminatio
ns2022**

OutcomeBasedEducation(OBE)andChoiceBasedCreditSystem(CBCS)
(Effectivefromtheacademic year2023-24)

VIIandVIIIsemesterforwhoseeksinternshipwithprojectwork

Sl. No	Course and Course Code		Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours/Week				Examination				Credits
					Theory Lecture	Tutorial	Practical/ Drawing	SDA	Duration in hours	CIEMarks	SEEMarks	TotalMarks	
1	PCC	BXX701	To be completed in 5 th /6 th semester		3	0	2		03	50	50	100	4
2	PCC	BXX702	To be completed in 5 th /6 th semester		3	0	2		03	50	50	100	4
3	PCC	BXX703	To be completed in 5 th /6 th semester		4	0	0		03	50	50	100	3
4	PEC	BXX714x	Professional Elective Course (MOOC Courses)		3	0	0		03	50	50	100	3
5	OEC	BXX755x	Open Elective Courses (MOOC courses)		3	0	0		01	50	50	100	3
1	PEC	Bxx801x	Professional Elective (Online Courses)		3	0	0		03	50	50	100	3
2	OEC	Bxx802x	Open Elective (Online Courses)		3	0	0		01	50	50	100	3
3	PROJ	BXX883	Project Work Outcome of Training		0	0	12		03	100	100	200	9
4	INT	Bxx804	Internship (Industry/Research) (Two semesters)		0	0	12		03	100	100	200	10
Total									200	200	400	42	

AV Mathematics-III for EC Engineering		Semester	3
Course Code	BMATEC301	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		
Course objectives: <ul style="list-style-type: none">• Learn to use the Fourier series to represent periodical physical phenomena in engineering analysis and to enable the student to express non-periodic functions to periodic functions using the Fourier series and Fourier transforms.• Analyze signals in terms of Fourier transforms• Develop the knowledge of solving differential equations and their applications in Electronics & Communication engineering.• To find the association between attributes and the correlation between two variables			
Teaching-Learning Process Pedagogy (General Instructions): These are sample Strategies, teachers can use to accelerate the attainment of the various course outcomes. <ol style="list-style-type: none">1. In addition to the traditional lecture method, different types of innovative teaching methods may be adopted so that the delivered lessons shall develop students' theoretical and applied Mathematical skills.2. State the need for Mathematics with Engineering Studies and Provide real-life examples.3. Support and guide the students for self-study.4. You will assign homework, grading assignments and quizzes, and documenting students' progress.5. Encourage the students to group learning to improve their creative and analytical skills.6. Show short related video lectures in the following ways:<ul style="list-style-type: none">• As an introduction to new topics (pre-lecture activity).• As a revision of topics (post-lecture activity).• As additional examples (post-lecture activity).• As an additional material of challenging topics (pre-and post-lecture activity).• As a model solution of some exercises (post-lecture activity).			
Module-1: Fourier series and practical harmonic analysis			
Periodic functions, Dirichlet's condition. Fourier series expansion of functions with period 2π and with arbitrary period: periodic rectangular wave, Half-wave rectifier, rectangular pulse, Saw tooth wave. Half-range Fourier series. Triangle and half range expansions, Practical harmonic analysis, variation of periodic current.(8 hours) (RBT Levels: L1, L2 and L3)			
Module-2: Infinite Fourier Transforms			
Infinite Fourier transforms, Fourier cosine and sine transforms, Inverse Fourier transforms, Inverse Fourier cosine and sine transforms, discrete Fourier transform (DFT), Fast Fourier transform (FFT). (8 hours) (RBT Levels: L1, L2 and L3)			
Module-3: Z Transforms			
Definition, Z-transforms of basic sequences and standard functions. Properties: Linearity, scaling, first and second shifting, multiplication by n. Initial and final value theorem. Inverse Z- transforms. Application to difference equations. (8 hours) (RBT Levels: L1, L2 and L3)			

<p align="center">Module-4: Ordinary Differential Equations of Higher Order</p> <p>Higher-order linear ODEs with constant coefficients - Inverse differential operator, problems. Linear differential equations with variable Coefficients-Cauchy's and Legendre's differential equations-Problems. Application of linear differential equations to L-C circuit and L-C-R circuit.(8 hours) (RBT Levels: L1, L2 and L3)</p>
<p align="center">Module-5: Curve fitting, Correlation, and Regressions</p> <p>Principles of least squares, Curve fitting by the method of least squares in the form $y = a + bx$, $y = a + bx + cx^2$, and $y = ax^b$. Correlation, Coefficient of correlation, Lines of regression, Angle between regression lines, standard error of estimate, rank correlation. (RBT Levels: L1, L2 and L3)(8 hours)</p>
<p>Course outcome (Course Skill Set) At the end of the course, the student will be able to:</p> <ol style="list-style-type: none"> 1. Demonstrate the Fourier series to study the behavior of periodic functions and their applications in system communications, digital signal processing, and field theory. 2. To use Fourier transforms to analyze problems involving continuous-time signals 3. To apply Z-Transform techniques to solve difference equations 4. Understand that physical systems can be described by differential equations and solve such equations 5. Make use of correlation and regression analysis to fit a suitable mathematical model for statistical data
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation:</p> <ul style="list-style-type: none"> • There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component. • Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks • Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks) • The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books (Name of the author/Title of the Book/Name of the publisher/Edition and Year)

Text Books:

1. **B. S. Grewal:** "Higher Engineering Mathematics", Khanna Publishers, 44thEd., 2021.
2. **E. Kreyszig:** "Advanced Engineering Mathematics", John Wiley & Sons, 10thEd., 2018.

Reference Books:

1. **V. Ramana:** "Higher Engineering Mathematics" McGraw-Hill Education, 11thEd., 2017
2. **Srimanta Pal & Subodh C.Bhunia:** "Engineering Mathematics" Oxford University Press, 3rdEd., 2016.
3. **N.P Bali and Manish Goyal:** "A Textbook of Engineering Mathematics" Laxmi Publications, 10thEd., 2022.
4. **C. Ray Wylie, Louis C. Barrett:** "Advanced Engineering Mathematics" McGraw-Hill Book Co., New York, 6thEd., 2017.
5. **Gupta C.B, Sing S.R and Mukesh Kumar:** "Engineering Mathematic for Semester I and II", McGraw Hill Education(India) Pvt. Ltd 2015.
6. **H.K. Dass and Er. Rajnish Verma:** "Higher Engineering Mathematics" S.Chand Publication, 3rdEd.,2014.
7. **James Stewart:** "Calculus" Cengage Publications, 7thEd., 2019.

Web links and Video Lectures (e-Resources):

- <http://nptel.ac.in/courses.php?disciplineID=111>
- [http://www.class-central.com/subject/math\(MOOCs\)](http://www.class-central.com/subject/math(MOOCs))
- <http://academicearth.org/>
- VTU e-Shikshana Program
- VTU EDUSAT Program.

Activity-Based Learning (Suggested Activities in Class)/Practical-Based Learning

- Quizzes
- Assignments
- Seminar

Digital System Design using Verilog		Semester	3
Course Code	BEC302	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
Examination nature (SEE)	Theory/Practical		
Course objectives: This course will enable students to: <ul style="list-style-type: none">• To impart the concepts of simplifying Boolean expression using K-map techniques and Quine-McCluskey minimization techniques.• To impart the concepts of designing and analyzing combinational logic circuits.• To impart design methods and analysis of sequential logic circuits.• To impart the concepts of Verilog HDL-data flow and behavioural models for the design of digital systems.			
Teaching-Learning Process (General Instructions) These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes. <ul style="list-style-type: none">• Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.• Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing.• Encourage collaborative (Group) Learning in the class.• Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.• Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.• Topics will be introduced in a multiple representation.• Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.• Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.• Adopt Flipped class technique by sharing the materials/Sample Videos prior to the class and have discussions on the topic in the succeeding classes.• Give Programming Assignments.			
MODULE-1			
Principles of Combinational Logic: Definition of combinational logic, Canonical forms, Generation of switching equations from truth tables, Karnaugh maps-up to 4 variables, Quine-McCluskey Minimization Technique. Quine-McCluskey using Don't Care Terms.(Section3.1to3.5ofText1).			
MODULE-2			
Logic Design with MSI Components and Programmable Logic Devices: Binary Adders and Subtractors, Comparators, Decoders, Encoders, Multiplexers, Programmable Logic Devices(PLDs) (Section5.1to5.7 ofText2)			
MODULE-3			

Flip-Flops and its Applications: The Master-Slave Flip-flops(Pulse-Triggered flip-flops):SR flip-flops, JK flip flops, Characteristic equations, Registers, Binary Ripple Counters, Synchronous Binary Counters, Counters based on Shift Registers, Design of Synchronous mod-n Counter using clocked T, J K, D and SR flip-flops.(Section 6.4, 6.6 to 6.9 (Excluding 6.9.3)of Text2)
MODULE-4
Introduction to Verilog: Structure of Verilog module, Operators, Data Types, Styles of Description. (Section1.1to1.6.2, 1.6.4 (only Verilog),2 of Text 3) Verilog Data flow description: Highlights of Data flow description, Structure of Data flow description.(Section2.1to2.2(only Verilog) of Text3)
MODULE-5
Verilog Behavioral description: Structure, Variable Assignment Statement, Sequential Statements, Loop Statements, Verilog Behavioral Description of Multiplexers (2:1, 4:1, 8:1). (Section 3.1 to 3.4 (onlyVerilog)of Text 3) Verilog Structural description: Highlights of Structural description, Organization of structural description, Structural description of ripple carry adder.(Section4.1 to 4.2 of Text 3)

PRACTICAL COMPONENT OF IPCC (*Experiments can be conducted either using any circuit simulation software or discrete components*)

Sl.N	Experiments
1	To simplify the given Boolean expressions and realize using Verilog program
2	To realize Adder/Subtractor(Full/half)circuits using Verilog data flow description.
3	To realize 4-bit ALU using Verilog program.
4	To realize the following Code converters using Verilog Behavioral description a)Gray to binary and vice versa b)Binary to excess3 and vice versa
5	To realize using Verilog Behavioral description:8:1mux, 8:3encoder, Priority encoder
6	To realize using Verilog Behavioral description:1:8Demux, 3:8 decoder,2 –bit Comparator
7	To realize using Verilog Behavioral description: Flip-flops: a)JK type b)SR type c)T type and d)D type
8	To realize Counters-up/down (BCD and binary)using Verilog Behavioral description.
Demonstration Experiments (For CIE only–not to be included for SEE) Use FPGA/CPLD kits for down loading Verilog codes and check the output for interfacing experiments.	
9	Verilog Program to interface a Stepper motor to the FPGA/CPLD and rotate the motor in the specified direction (by N steps).
10	Verilog programs to interface Switches and LEDs to the FPGA/CPLD and demonstrate its working.
Course outcomes (Course Skill Set): At the end of the course the student will be able to: 1. Simplify Boolean functions using K-map and Quine-McCluskey minimization technique. 2. Analyze and design for combinational logic circuits. 3. Analyze the concepts of Flip Flops(SR, D,T and JK) and to design the synchronous sequential circuits using Flip Flops. 4. Model Combinational circuits (adders, subtractors, multiplexers) and sequential circuits using Verilog descriptions.	

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

The IPCC means the practical portion integrated with the theory of the course. CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.

CIE for the theory component of the IPCC

- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 22OB4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.
- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks**).
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (**duration 02/03 hours**) after completion of all the experiments shall be conducted for 50 marks and scaled down to **10 marks**.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions

should not be more than 20 marks.

- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Suggested Learning Resources:

Books

1. Digital Logic Applications and Design by John MYarbrough, Thomson Learning, 2001.
2. Digital Principles and Design by Donald DGivone, McGrawHill, 2002.
3. HDL Programming VHDL and Verilog by Nazeih M Botros, 2009 reprint, Dream techpress.

ReferenceBooks:

1. Fundamentals of logic design, by Charles H Roth Jr., Cengage Learning
2. Logic Design, by Sudhakar Samuel, Pearson/Sanguine, 2007
3. Fundamentals of HDL, by Cyril PR, Pearson/Sanguine 2010

Web links and Video Lectures (e-Resources):

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments/Mini Projects can be given to improve programming skills.

Electronic Principles and Circuits		Semester	3
Course Code	BEC303	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	
Examination nature (SEE)	Theory/Practical/Viva-Voce /Term-work/Others		
Course objectives: This course will enable students to <ul style="list-style-type: none">• Design and analyse the BJT circuits as an amplifier and voltage regulation.• Design of MOSFET Amplifiers and analyse the basic amplifier configurations using small signal equivalent circuit models• Design of operational amplifiers circuits as Comparators, DAC and filters.• Understand the concept of positive and negative feedback.• Analyze Power amplifier circuits in different modes of operation.• Construct Feedback and Oscillator circuits using FET.• Understand the thyristor operation and the different types of thyristors.			
Teaching-Learning Process (General Instructions) These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes. <ol style="list-style-type: none">1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.2. Show Video/animation films to explain evolution of communication technologies.3. Encourage collaborative (Group) Learning in the class4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
MODULE-1			
Transistor Biasing: Voltage Divider Bias, VDB Analysis, VDB Load line and Q point, Two supply Emitter Bias, Other types of Bias. BJT AC models: Base Biased Amplifier, Emitter Biased Amplifier, Small Signal Operation, AC Beta, AC Resistance of the emitter diode, Two transistor models, Analyzing an amplifier, H parameters, Relations between R and H parameters. Voltage Amplifiers: Voltage gain, Loading effect of Input Impedance. CC Amplifiers: CC Amplifier, Output Impedance. [Text1]			
MODULE-2			
MOSFET Biasing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback resistor. Small signal operation and modelling: The DC bias point, signal current in drain, voltage gain, small signal equivalent circuit models, transconductance, The T equivalent circuit model. MOSFET Amplifier configuration: Basic configurations, characterizing amplifiers, CS amplifier with and without source resistance, The Common Gate Amplifier, Source follower. [Text 2]			

MODULE-3
<p>Linear Opamp Circuits: Summing Amplifier and D/A Converter, Nonlinear Op-amp Circuits: Comparator with zero reference, Comparator with non-zero references. Comparator with Hysteresis.</p> <p>Oscillator: Theory of Sinusoidal Oscillation, The Wein-Bridge Oscillator, RC Phase Shift Oscillator, The Colpitts Oscillator, Hartley Oscillator, Crystal Oscillator.</p> <p>The 555 timer: Monostable Operation, Astable Operation.</p> <p>[Text1]</p>
MODULE-4
<p>Negative Feedback: Four Types of Negative Feedback, VCVS Voltage gain, Other VCVS Equations, ICVS Amplifier, VCIS Amplifier, ICIS Amplifier (No Mathematical Derivation).</p> <p>Active Filters: Ideal Responses, First Order Stages, VCVS Unity Gain Second Order Low pass Filters, VCVS Equal Component Low Pass Filters, VCVS High Pass Filters, MFB Bandpass Filters, Bandstop Filters.</p> <p>[Text1]</p>
MODULE-5
<p>Power Amplifiers: Amplifier terms, Two load lines, Class A Operation, Class B operation, Class B push pull emitter follower, Class C Operation.</p> <p>Thyristors: The four layer Diode, SCR, SCR Phase control, Bidirectional Thyristors, IGBTs, Other Thyristors.</p> <p>[Text1]</p>

PRACTICAL COMPONENT OF IPCC (*Experiments can be conducted either using any circuit simulation software or discrete components*)

Sl.NO	Experiments
1	Design and Test (i) Bridge Rectifier with Capacitor Input Filter (ii) Zener voltage regulator
2	Design and Test Biased Clippers – a) Positive, b) Negative, c) Positive-Negative Positive and Negative Clampers with and without Reference.
3	Plot the transfer and drain characteristics of a JFET and calculate its drain resistance, mutual conductance and amplification factor.
4	Plot the transfer and drain characteristics of n-channel MOSFET and calculate its parameters, namely; drain resistance, mutual conductance and amplification factor.
5	Design and test Emitter Follower
6	Design and plot the frequency response of Common Source JFET/MOSFET amplifier
7	Test the Opamp Comparator with zero and non zero reference and obtain the Hysteresis curve.
8	Design and test Full wave Controlled rectifier using RC triggering circuit.
9	Design and test Precision Half wave and full wave rectifiers using Opamp
10	Design and test RC phase shift oscillator

Course outcomes (Course Skill Set):

At the end of the course, the student will be able to:

1. Understand the characteristics of BJTs and FETs for switching and amplifier circuits.
2. Design and analyze amplifiers and oscillators with different circuit configurations and biasing conditions.
3. Understand the feedback topologies and approximations in the design of amplifiers and oscillators.
4. Design of circuits using linear ICs for wide range applications such as ADC, DAC, filters and timers.
5. Understand the power electronic device components and its functions for basic power electronic circuits.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

The IPCC means the practical portion integrated with the theory of the course. CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.

CIE for the theory component of the IPCC

- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 22OB4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.

- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks**).
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (**duration 02/03 hours**) after completion of all the experiments shall be conducted for 50 marks and scaled down to **10 marks**.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.
- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Suggested Learning Resources:**Books**

1. Albert Malvino, David J Bates, Electronic Principles, 7th Edition, Mc Graw Hill Education, 2017, ISBN:978-0-07-063424-4.
2. Microelectronic Circuits, Theory and Applications, Adel S Sedra, Kenneth C Smith, 6thEdition, Oxford, 2015.ISBN:978-0-19-808913-1

Web links and Video Lectures (e-Resources):

1. Integrated Electronics: Analog and Digital Circuits and Systems, Jacob Millman, Christos C. Halkias, McGraw-Hill, 2015.
2. Electronic Devices and Circuit, Boylestad & Nashelsky, Eleventh Edition, Pearson, January 2015.

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Network Analysis		Semester	3
Course Code	BEC304	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		
Course objectives: <ol style="list-style-type: none">1. Apply mesh and nodal techniques to solve an electrical network.2. Solve different problems related to Electrical circuits using Network Theorems and Two port network.3. Familiarize with the use of Laplace transforms to solve network problems.4. Study two port network parameters and their applications.5. Study of RLC Series and parallel tuned circuit.			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ul style="list-style-type: none">• Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.• Encourage collaborative (Group) Learning in the class.• Ask at least three HOTS(Higher order Thinking)questions in the class, which promotes critical thinking.• Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.• Topics will be introduced in a multiple representation.• Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.• Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.• Adopt Flipped class technique by sharing the materials/Sample Videos prior to the class and have discussions on the topic in the succeeding classes.			
Module-1			
Basic Concepts: Practical sources, Source transformations, Network reduction using Star - Delta transformation, Loop and node analysis with linearly dependent and independent sources for DC and AC networks.			
Module-2			
Network Theorems: Superposition, Millman's theorems, Thevenin's and Norton's theorems, Maximum Power transfer theorem.			
Module-3			
Transient behavior and initial conditions: Behavior of circuit elements under switching condition and their Representation, evaluation of initial and final conditions in RL, RC and			

RLC circuits for AC and DC excitations.
Module-4
Laplace Transformation & Applications: Solution of networks, step, ramp and impulse responses, waveform Synthesis.
Module-5
<p>Two port network parameters: Definition of Z, Y, h and Transmission parameters, modelling with these parameters, relationship between parameters sets.</p> <p>Resonance:</p> <p>Series Resonance: Variation of Current and Voltage with Frequency, Selectivity and Bandwidth, Q-Factor, Circuit Magnification Factor, Selectivity with Variable Capacitance, Selectivity with Variable Inductance.</p> <p>Parallel Resonance: Selectivity and Bandwidth, Maximum Impedance Conditions with C, L and f Variable, current in Anti-Resonant Circuit, The General Case-Resistance Present in both Branches.</p>
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course, the student will be able to :</p> <ol style="list-style-type: none"> 1. Determine currents and voltages using source transformation/ source shifting/ mesh/ nodal analysis and reduce given network using star- delta transformation. 2. Solve problems by applying Network Theorems and electrical laws to reduce circuit complexities and to arrive at feasible solutions. 3. Analyse the circuit parameters during switching transients and apply Laplace transform to solve the given network 4. Evaluate the frequency response for resonant circuits and the network parameters for two port networks

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. ~~The students have to answer 5 full questions, selecting one full question from each module~~

Suggested Learning Resources:

Books

1. M.E.Van Valkenburg (2000), Network Analysis, Prentice Hall of India, 3rd edition, 2000, ISBN:9780136110958.
2. Roy Choudhury-Networks and Systems, 2nd edition, New Age International Publications, 2006, ISBN: 9788122427677

ReferenceBooks:

3. Hayt, Kemmerly and Durbin-Engineering Circuit Analysis, **TMH**7th Edition, 2010.
4. **J.**David Irwin/ R.Mark Nelms- Basic Engineering Circuit Analysis JohnWiley,8thed,2006.
5. Charles K Alexander and Mathew NO Sadiku-Fundamentals of Electric Circuits, Tata McGraw-Hill,3rd Ed,2009.

Web links and Video Lectures (e-Resources):
<ul style="list-style-type: none"> • .
Activity Based Learning (Suggested Activities in Class)/ Practical Based learning
<ul style="list-style-type: none"> •

Analog and Digital Systems Design Laboratory		Semester	3
Course Code	BECL305	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2	SEE Marks	50
Credits	01	Exam Hours	100
Examination type (SEE)	Theory/Practical/Viva-Voce /Term-work/Others		
Course objectives: This laboratory course enables students to			
<ul style="list-style-type: none">• Understand the electronic circuit schematic and its working• Realize and test amplifier and oscillator circuits for the given specifications• Realize the opamp circuits for the applications such as DAC, implement mathematical functions and precision rectifiers.• Study the static characteristics of SCR and test the RC triggering circuit.• Design and test the combinational and sequential logic circuits for their functionalities.• Use the suitable ICs based on the specifications and functions.			
Sl.NO	Experiments (<i>All the experiments has to be conducted using discrete components</i>)		
1	Design and set up the BJT common emitter voltage amplifier with and without feedback and determine the gain- bandwidth product, input and output impedances.		
2	Design and set-up BJT/FET i) Colpitts Oscillator, ii) Crystal Oscillator		
3	Design and set up the circuits using opamp: i) Adder, ii) Integrator, iii) Differentiator and iv) Comparator		
4	Design 4-bit R – 2R Op-Amp Digital to Analog Converter (i) for a 4-bit binary input using toggle switches (ii) by generating digital inputs using mod-16		
5	Design and implement (a) Half Adder & Full Adder using basic gates and NAND gates, (b) Half subtractor & Full subtractor using NAND gates, (c) 4-variable function using IC74151(8:1MUX).		
6	Realize (i) Binary to Gray code conversion & vice-versa (IC74139), (ii) BCD to Excess-3 code conversion and vice versa		
7	a) Realize using NAND Gates: i) Master-Slave JK Flip-Flop, ii) D Flip-Flop and iii) T Flip-Flop b) Realize the shift registers using IC7474/7495: (i) SISO (ii) SIPO (iii) PISO (iv) PIPO (v) Ring counter and (vi) Johnson counter.		
8	Realize a) Design Mod – N Synchronous Up Counter & Down Counter using 7476 JK Flip-flop b) Mod-N Counter using IC7490 / 7476 c) Synchronous counter using IC74192		
	Demonstration Experiments (For CIE)		
9	Design and Test the second order Active Filters and plot the frequency response, i) Low pass and Highpass Filter ii) Bandpass and Bandstop Filter		
10	Design and test the following using 555 timer i) Monostable Multivibraator ii) Astable Multivibrator		
11	Design and Test a Regulated Power supply		
12	Design and test an audio amplifier by connecting a microphone input and observe the output using a loud speaker.		

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

1. Design and analyze the BJT/FET amplifier and oscillator circuits.
2. Design and test Opamp circuits to realize the mathematical computations, DAC and precision rectifiers.
3. Design and test the combinational logic circuits for the given specifications.
4. Test the sequential logic circuits for the given functionality.
5. Demonstrate the basic circuit experiments using 555 timer.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- **SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.**
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall

be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

1. David A Bell, "Fundamentals of Electronic Devices and Circuits Lab Manual", 5th Edition, 2009, Oxford University Press.
2. Albert Malvino, David J Bates, Electronic Principles, 7th Edition, Mc Graw Hill Education, 2017.
3. Fundamentals of Logic Design, Charles H Roth Jr., Larry L Kinney, Cengage Learning, 7th Edition.

Electronic Devices		Semester	3
Course Code	BEC306A	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		
<p>Course objectives: This course will enable students to:</p> <ul style="list-style-type: none">• Understand the basics of semiconductor physics and electronic devices.• Describe the mathematical models BJTs and FETs along with the constructional details.• Understand the construction and working principles of optoelectronic devices• Understand the fabrication process of semiconductor devices and CMOS process integration.			
<p>Teaching-Learning Process (General Instructions)</p> <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ul style="list-style-type: none">• Lecture method(L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.• Encourage collaborative(Group)Learning in the class.• Ask at least three HOTS(Higher order Thinking)questions in the class, which promotes critical thinking.• Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.• Topics will be introduced in a multiple representation.• Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.• Discuss how every concept can be applied to the realworld-and when that's possible, it helps improve the students' understanding.• Adopt Flipped class technique by sharing the materials/Sample Videos prior to the class and have discussions on the topic in the succeeding classes.			
Module-1			
<p>Semiconductors</p> <p>Bonding forces in solids, Energy bands, Metals, Semiconductors and Insulators, Direct and Indirect semiconductors, Electrons and Holes, Intrinsic and Extrinsic materials, Conductivity and Mobility, Drift and Resistance, Effects of temperature and doping on mobility, Hall Effect. (Text1:3.1.1,3.1.2,3.1.3,3.1.4,3.2.1,3.2.3,3.2.4,3.4.1,3.4.2,3.4.3,3.4.5).</p>			
Module-2			
<p>PN Junctions</p> <p>Forward and Reverse biased junctions-Qualitative description of Current flow at a junction, reverse bias, Reverse bias breakdown- Zener breakdown, avalanche breakdown, Rectifiers.(Text1:5.3.1,5.3.3,5.4,5.4.1,5.4.2,5.4.3) Optoelectronic Devices Photodiodes: Current and Voltage in an Illuminated Junction, Solar Cells, Photodetectors. Light Emitting Diode: Light Emitting materials. (Text1:8.1.1,8.1.2,8.1.3,8.2,8.2.1),</p>			
Module-3			

Bipolar Junction Transistor

Fundamentals of BJT operation, Amplification with BJTS, BJT Fabrication, The coupled Diode model (Ebers-Moll Model), Switching operation of a transistor, Cutoff, saturation, switching cycle, specifications, Drift in the base region, Base narrowing, Avalanche breakdown.

(Text 1: 7.1, 7.2, 7.3, 7.5.1, 7.6, 7.7.1, 7.7.2, 7.7.3)

Module-4**Field Effect Transistors**

Basic pn JFET Operation, Equivalent Circuit and Frequency Limitations, MOSFET-Two terminal MOS structure-Energy band diagram, Ideal Capacitance

-Voltage Characteristics and Frequency Effects, Basic MOSFET Operation- MOSFET structure, Current-Voltage Characteristics.

(Text 2: 9.1.1, 9.4, 9.6.1, 9.6.2, 9.7.1, 9.7.2, 9.8.1, 9.8.2).

Module-5**Fabrication of p-n junctions**

Thermal Oxidation, Diffusion, Rapid Thermal Processing, Ion implantation, chemical vapour deposition, photolithography, Etching, metallization. (Text 1: 5.1)

Integrated Circuits

Background, Evolution of ICs, CMOS Process Integration, Integration of Other Circuit Elements. (Text 1: 9.1, 9.2, 9.3.1, 9.3.3).

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

1. Understand the principles of semiconductor Physics
2. Understand the principles and characteristics of different types of semiconductor devices
3. Understand the fabrication process of semiconductor devices
4. Utilize the mathematical models of semiconductor junctions for circuits and systems.
5. Identify the mathematical models of MOS transistors for circuits and systems.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

1. Ben. G. Streetman, Sanjay Kumar Banerjee, "Solid State Electronic Devices", 7th Edition, Pearson Education, 2016, ISBN 978-93-325-5508-2.
2. Donald A Neamen, Dhruves Biswas, "Semiconductor Physics and Devices", 4th Edition, McGraw Hill Education, 2012, ISBN 978-0-07-107010-2.

Reference Books:

3. S.M.Sze, Kwok K. Ng, "Physics of Semiconductor Devices", 3rd Edition, Wiley, 2018.
4. Adir Bar-Lev, "Semiconductor and Electronic Devices", 3rd Edition, PHI, 1993

Web links and Video Lectures (e-Resources):

- .

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

-

Sensors and Instrumentation		Semester	3
Course Code	BEC306B	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		
Course objectives: <ul style="list-style-type: none">• Understand various technologies associated in manufacturing of sensors• Acquire knowledge about types of sensors used in modern digital systems• Get acquainted about material properties required to make sensors• Understand types of instrument errors and circuits for multirange Ammeters and Voltmeters.• Describe principle of operation of digital measuring instruments and Bridges.• Understand the operations of transducers and instrumentation amplifiers.			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ul style="list-style-type: none">• Lecture method(L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.• Encourage collaborative(Group)Learning in the class.• Ask at least three HOTS(Higher order Thinking)questions in the class, which promotes critical thinking.• Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.• Topics will be introduced in a multiple representation.• Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.• Discuss how every concept can be applied to the realworld-and when that's possible, it helps improve the students' understanding.• Adopt Flipped class technique by sharing the materials/Sample Videos prior to the class and have discussions on the topic in the succeeding classes.			
Module-1			
Introduction to sensor based measurement systems: <p>General concepts and terminology, sensor classification, Primary Sensors, material for sensors, microsensor technology. (Text 1)</p>			
Module-2			
Self-generating Sensors-Thermoelectric sensors, piezoelectric sensors, pyroelectric sensors, photovoltaic sensors, electrochemical sensors. (Text 1)			
Module-3			
Principles of Measurement: Static Characteristics, Error in Measurement, Types of Static Error.(Text 2: 1.2-1.6) <p>Multirange Ammeters, Multirange voltmeter.(Text2:3.2,4.4)</p> Digital Voltmeter: Ramp Technique, Dual slope integrating Type DVM, Direct Compensation type and Successive Approximations type DVM (Text 2: 5.1-5.3, 5.5,5.6)			
Module-4			
Digital Multimeter: Digital Frequency Meter and Digital Measurement of Time, Function Generator. Bridges: Measurement of resistance: Wheatstone's Bridge, AC Bridges - Capacitance and Inductance Comparison bridge, Wien's bridge.			

(Text2:refer 6.2,6.3 up to 6.3.2, 6.4 up to 6.4.2, 8.8, 11.2, 11.8 -11.10, 11.14).

Module-5

Transducers:Introduction,ElectricalTransducer,ResistiveTransducer,Resistive position Transducer, Resistance Wire Strain Gauges, Resistance Thermometer, Thermistor, LVDT.

(Text2:13.1-13.3,13.5, 13.6 up to 13.6.1,13.7,13.8,13.11).

Instrumentation Amplifier using Transducer Bridge, Temperature indicators using Thermometer, Analog Weight Scale(Text2:14.3.3, 14.4.1, 14.4.3).

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

1. Understand the material properties required to make sensors
2. Understand the principle of transducers for measuring physical parameters.
3. Describe the manufacturing process of sensors
4. Analyze the instrument characteristics and errors.
5. Describe the principle of operation and develop circuits for multirange Ammeters, Voltmeters and Bridges to measure passive component values and frequency.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:**Books**

1. "Sensors and Signal Conditioning", Ramon Pallas Areny, JohnG. Webster, 2nd edition, John Wiley and Sons, 2000
2. H.S.Kalsi, "Electronic Instrumentation", Mc Graw Hill, 3rd Edition, 2012, ISBN: 9780070702066.

Reference Books

1. David A. Bell, "Electronic Instrumentation & Measurements", Oxford University Press PHI 2nd Edition, 2006, ISBN 81-203-2360-2.
2. D. Helfrick and W.D. Cooper, "Modern Electronic Instrumentation and Measuring Techniques", Pearson, 1st Edition, 2015, ISBN: 9789332556065.

Web links and Video Lectures (e-Resources):

- .

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

-

Computer Organization and Architecture		Semester	3
Course Code	BEC306C	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		
Course objectives: This course will enable students to:			
<ul style="list-style-type: none">• Explain the basic sub systems of a computer, their organization, structure and operation.• Illustrate the concept of programs as sequences of machine instructions.• Demonstrate different ways of communicating with I/O devices• Describe memory hierarchy and concept of virtual memory.• Illustrate organization of simple pipelined processor and other computing systems.			
Teaching-Learning Process (General Instructions)			
These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.			
These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.			
<ul style="list-style-type: none">• Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.• Encourage collaborative (Group) Learning in the class.• Ask at least three HOTS(Higher order Thinking)questions in the class, which promotes critical thinking.• Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.• Topics will be introduced in a multiple representation.• Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.• Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.• Adopt Flipped class technique by sharing the materials/Sample Videos prior to the class and have discussions on the topic in the succeeding classes.			
Module-1			
Basic Structure of Computers: Computer Types, Functional Units, Basic Operational Concepts, Bus Structures, Software, Performance -Processor Clock, Basic Performance Equation(upto1.6.2ofChap1ofText).			
Machine Instructions and Programs: Numbers, Arithmetic Operations and Characters, IEEE standard for Floating point Numbers, Memory Location and Addresses, Memory Operations, Instructions and Instruction Sequencing (up to 2.4.6 of Chap 2 and 6.7.1 of Chap 6 of Text).			
Module-2			

Addressing Modes, Assembly Language, Basic Input and Output Operations, Stacks and Queues, Subroutines, Additional Instructions (from 2.4.7 of Chap 2, except 2.9.3, 2.11 & 2.12 of Text).
Module-3
Input/ Output Organization: Accessing I/O Devices, Interrupts -Interrupt Hardware, Enabling and Disabling Interrupts, Handling Multiple Devices, Controlling Device Requests, Direct Memory Access (upto 4.2.4 and 4.4 except 4.4.1 of Chap 4 of Text).
Module-4
Memory System: Basic Concepts, Semiconductor RAM Memories-Internal organization of memory chips, Static memories, Asynchronous DRAMS, Read Only Memories, Cash Memories, Virtual Memories, Secondary Storage- Magnetic Hard Disks (5.1, 5.2, 5.2.1, 5.2.2, 5.2.3, 5.3, 5.5 (except 5.5.1 to 5.5.4), 5.7 (except 5.7.1), 5.9, 5.9.1 of Chap 5 of Text).
Module-5
Basic Processing Unit: Some Fundamental Concepts, Execution of a Complete Instruction, Multiple Bus Organization, Hardwired Control, Microprogrammed Control (up to 7.5 except 7.5.1 to 7.5.6 of Chap 7 of Text).
Course outcome (Course Skill Set) At the end of the course, the student will be able to : <ol style="list-style-type: none"> 1. Explain the basic organization of a computer system. 2. Describe the addressing modes, instruction formats and program control statement. 3. Explain different ways of accessing an input/ output device including interrupts. 4. Illustrate the organization of different types of semiconductor and other secondary storage memories. 5. Illustrate simple processor organization based on hard wired control and micro-programmed control.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions) **should have a mix of topics under that module**

Suggested Learning Resources:**Book**

1. Carl Hamacher, Zvonko Vranesic, Safwat Zaky: Computer Organization, 5th Edition, Tata McGrawHill, 2002.

Reference Books:

2. David A. Patterson, John L. Hennessy: Computer Organization and Design-The Hardware/Software Interface ARM Edition, 4th Edition, Elsevier, 2009.
3. William Stallings: Computer Organization & Architecture, 7th Edition, PHI, 2006.
4. Vincent P. Heuring & Harry F. Jordan: Computer Systems Design and Architecture, 2nd Edition, Pearson Education, 2004.

Web links and Video Lectures (e-Resources):
<ul style="list-style-type: none"> • .
Activity Based Learning (Suggested Activities in Class)/ Practical Based learning
<ul style="list-style-type: none"> •

Applied Numerical Methods for EC Engineers		Semester	3
Course Code	BEC306D	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		
Course objectives: <ul style="list-style-type: none">• To provide the knowledge and importance of error analysis in engineering problems• To represent and solve an application problem using a system of linear equations• Analyzeregression data to choose the most appropriate model for a situation.• Familiarize with the ways of solving complicated mathematical problems numerically• Prepare to solve mathematical models represented by initial or boundary value problems			
Teaching-Learning Process			
Pedagogy (General Instructions): <p>These are sample Strategies, teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none">1. In addition to the traditional lecture method, different innovative teaching methods may be adopted so that the delivered lessons shall develop students' theoretical and applied Mathematical skills.2. State the need for Mathematics with Engineering Studies and Provide real-life examples.3. Support and guide the students for self-study.4. You will assign homework, grading assignments and quizzes, and documenting students' progress.5. Encourage the students to group learning to improve their creative and analytical skills.6. Show short related video lectures in the following ways:<ul style="list-style-type: none">• As an introduction to new topics (pre-lecture activity).• As a revision of topics (post-lecture activity).• As additional examples (post-lecture activity).• As an additional material of challenging topics (pre-and post-lecture activity).• As a model solution of some exercises (post-lecture activity).			
Module-1: Errors in computations and Root of the equations			
Approximations and Round Off -Errors in computation: Error definitions, Round-Off errors, Truncation errors and the Taylor series-The Taylor series, Error Propagation, Total numerical error, Absolute, Relative and percentage errors, Blunders, Formulation errors and data uncertainty. Roots of equations: Simple fixed point iteration methods. Secant Method, Muller's method, and Graeffe's Roots Squaring Method. Aitkin's Method. (8 hours) (RBT Levels: L1, L2 and L3)			
Module-2: Solution of System of Linear Equations			
Rank of the matrix, Echelon form, Linearly dependent and independent equations, Solutions for linear equations, Partition method, Croute's Triangularisation method. Relaxation method. Solution of non-linear simultaneous equations by Newton-Raphson method. Eigen Values and properties, Eigen Vectors, Bounds on Eigen Values, Jacobi's method, Given's method for symmetric matrices. (8 hours) (RBT Levels: L1, L2 L3)			

Module-3: Curve Fitting
<p>Least-Squares Regression: Linear Regressions, Polynomial regressions, Multiple Linear regressions, General Linear Least squares, Nonlinear Regressions, QR Factorization. Curve Fitting with Sinusoidal Functions</p> <p>Introduction to Splines, Linear Splines, Quadratic Splines, Cubic Splines. Bilinear Interpolation. (8 hours)</p> <p>(RBT Levels: L1, L2 L3)</p>
Module-4: Numerical integration, Difference equations and Boundary Value Problems
<p>Romberg's method, Euler-Maclaurin formula, Gaussian integration for $n = 2$ and $n=3$. Numerical double integration by trapezoidal and Simpson's 1/3 rd rule. Solution of linear difference equations.</p> <p>Boundary-Value Problems, Introduction. The Shooting Method, Finite-Difference Methods (8 hours)</p> <p>(RBT Levels: L1, L2 and L3)</p>
Module-5: Numerical solution of partial differential equations
<p>Classifications of second-order partial differential equations, Finite difference approximations to partial derivatives. Solution of: Laplace equation, Poisson equations, one-dimensional heat equation and wave equations. (8 hours)</p> <p>(RBT Levels: L1, L2 and L3)</p>
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course, the student will be able to:</p> <ol style="list-style-type: none"> 1. Explain and measure errors in numerical computations 2. Test for consistency and solve a system of linear equations. 3. Construct a function which closely fits given n- n-points of an unknown function. 4. Understand and apply the basic concepts related to solving problems by numerical differentiation and numerical integration. 5. Use appropriate numerical methods to study phenomena modelled as partial differential equations.
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE, the minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p>

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

The Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books (Name of the author/Title of the Book/Name of the publisher/Edition and Year)

Text Books:

1. **Steven C. Chapra & Raymond P. Canale:** "Numerical Methods for Engineers and Scientists", McGraw Hill, 8th Edition, 2020.
2. **Steven C. Chapra:** "Applied Numerical Methods with MATLAB for Engineers and Scientists", McGraw Hill, Fifth Edition, 2023.
3. **B. S. Grewal:** "Numerical Methods in Engineering & Science with programs in C, C++ and MATLAB", Khanna Publishers, 10th Ed., 2015.

Reference Books:

1. **John H. Mathews & Kurtis D. Frank:** "Numerical Methods Using MATLAB", PHI Publications, 4th Edition, 2005.
2. **Won Young Yang, Wenwu Cao, Tae Sang Chung, John Morris:** "Applied Numerical Methods Using MATLAB", WILEY Interscience, Latest Edition, 2005.

Web links and Video Lectures (e-Resources):

- <http://nptel.ac.in/courses.php?disciplineID=111>
- [http://www.class-central.com/subject/math\(MOOCs\)](http://www.class-central.com/subject/math(MOOCs))
- <http://academicearth.org/>
- VTU e-Shikshana Program
- VTU EDUSAT Program.

Activity-Based Learning (Suggested Activities in Class)/Practical-Based Learning

- Quizzes
- Assignments
- Seminar

Lab VIEW Programming		Semester	3
Course Code	BEC358A	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2	SEE Marks	50
Credits	01	Total	100
		Exam Hours	2
Examination type (SEE)	Practical		
Course objectives: <ul style="list-style-type: none">• Aware of various front panel controls and indicators.• Connect and manipulate nodes and wires in the block diagram.• Locate various tool bars and pull-down menus for the purpose of implementing specific functions.• Locate and utilize the context help window.• Familiar with LabVIEW and different applications using it.			
Sl.NO	VI Programs(using LabVIEW software)to realize the following:		
1	Basic arithmetic operations: addition, subtraction, multiplication and division		
2	Boolean operations: AND, OR, XOR, NOT and NAND		
3	Sum of ‘n’ numbers using ‘for’ loop		
4	Factorial of a given number using ‘for’ loop		
5	Determine square of a given number		
6	Factorial of a given number using ‘while‘ loop		
7	Sorting even numbers using ‘while’ loop in an array		
8	Finding the array maximum and array minimum		
	Demonstration Experiments (For CIE)		
9	Build a Virtual Instrument that simulates a heating and cooling system. The system must be able to be controlled manually or automatically.		
10	Build a Virtual Instrument that simulates a Basic Calculator (using formula node).		
11	Build a Virtual Instrument that simulates a Water Level Detector.		
12	Demonstrate how to create a basic VI which calculates the area and perimeter of a circle.		
Course outcomes (Course Skill Set): At the end of the course the student will be able to: <ul style="list-style-type: none">• Use LabVIEW to create data acquisition, analysis and display operations• Create user interfaces with charts, graph and buttons• Use the programming structures and data types that exist in LabVIEW• Use various editing and debugging techniques.			

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- **SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.**
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

1. VirtualInstrumentationusingLABVIEW,JovithaJerome,PHI,2011
2. VirtualInstrumentationusingLABVIEW, SanjayGupta, JosephJohn, TMH, McGrawHill, SecondEdition, 2011.

MATLAB Programming		Semester	3
Course Code	BEC358B	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	1:0:0	SEE Marks	50
Total Hours of Pedagogy	14	Total Marks	100
Credits	01	Exam Hours	1
Examination type (SEE)	Theory		
Course objectives: <ul style="list-style-type: none">Understand the MATLAB commands and functions.Create and Execute the script and function filesWork with built in function, saving and loading data and create plots.Work with the arrays, matrices, symbolic computations, files and directories.Learn MATLAB programming with script, functions and language specific features.			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none">Adopt Problem Based Learning (PBL), which fosters students’ analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.Give programming assignments.			
Module-1			
Introduction: Basics of MATLAB, Simple arithmetic calculations, Creating and working with arrays and numbers.			
Module-2			
Creating and printing simple plots, Creating, saving and executing a script file, Creating and executing a function file, Working with arrays and matrices.			
Module-3			
Working with anonymous functions, Symbolic Computations, Importing and exporting data, Working with files and directories.			
Module-4			
Interactive computations: Matrices and vectors, Matrix and array operations, Character strings, Command line functions, Built-in functions, Saving and loading data, Plotting simple plots.			
Module-5			
Programming in MATLAB: Script Files, Function Files, Language specific Features.			
Course outcome (Course Skill Set) <p>At the end of the course the student will be able to:</p> <ol style="list-style-type: none">Understand the syntax of MATLAB for arithmetic computations, arrays, matrices.Understand the built in function, saving and loading data, and create plotsCreate program using symbolic computations, Importing and exporting data and filesCreate program using character strings, Command line functions and Built-in functions.			

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

Continuous internal Examination (CIE)

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examinations (SEE)

SEE paper shall be set for 50 questions, each of the 01 marks. The pattern of the question paper is MCQ (multiple choice questions). The time allotted for SEE is **01 hour**. The student has to secure a minimum of 35% of the maximum marks meant for SEE.

OR

MCQ (Multiple Choice Questions) are preferred for 01 credit courses, however, if course content demands the general question paper pattern that followed for 03 credit course, then

1. The question paper will have ten questions. Each question is set for 10 marks.
2. There will be 2 questions from each module. Each of the two questions under a module may or may not have the sub-questions (with maximum sub-questions of 02, with marks distributions 5+5, 4+6, 3+7).
3. The students have to answer 5 full questions, selecting one full question from each module.
4. **The duration of the examinations shall be defined by the concerned board of studies**

Suggested Learning Resources:**Book**

1. Rudra Pratap, Getting Started with MATLAB – A quick Introduction for scientists and Engineers, Oxford University Press, 2010.

Web links and Video Lectures (e-Resources):

- .

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

-

C++ Basics		Semester	4
Course Code	BEC358C	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Total Hours of Pedagogy	24	Total Marks	100
Credits	1	Exam Hours	02
Examination nature (SEE)	Practical		
Course objectives: <ul style="list-style-type: none">• Understand object-oriented programming concepts, and apply them in solving problems.• To create, debug and run simple C++ programs.• Introduce the concepts of functions, friend functions, inheritance, polymorphism and function overloading.• Introduce the concepts of exception handling and multithreading.			
Sl.No	Experiments		
1	Write a C++ program to find largest, smallest & second largest of three numbers using inline functions MAX & Min.		
2	Write a C++ program to calculate the volume of different geometric shapes like cube, cylinder and sphere using function overloading concept.		
3	Define a STUDENT class with USN, Name & Marks in 3 tests of a subject. Declare an array of 10 STUDENT objects. Using appropriate functions, find the average of the two better marks for each student. Print the USN, Name & the average marks of all the students.		
4	Write a C++ program to create class called MATRIX using two-dimensional array of integers, by overloading the operator == which checks the compatibility of two matrices to be added and subtracted. Perform the addition and subtraction by overloading + and - operators respectively. Display the results by overloading the operator <<. If (m1 == m2) then m3 = m1 + m2 and m4 = m1 – m2 else display error		
5	Demonstrate simple inheritance concept by creating a base class FATHER with data members: <i>First Name, Surname, DOB & bank Balance</i> and creating a derived class SON, which inherits: Surname & Bank Balance feature from base class but provides its own feature: First Name & DOB. Create & initialize F1 & S1 objects with appropriate constructors & display the FATHER & SON details.		
6	Write a C++ program to define class name FATHER & SON that holds the income respectively. Calculate & display total income of a family using Friend function.		
7	Write a C++ program to accept the student detail such as name & 3 different marks by get_data() method & display the name & average of marks using display() method. Define a friend function for calculating the average marks using the method mark_avg().		
8	Write a C++ program to explain virtual function (Polymorphism) by creating a base class polygon which has virtual function areas two classes rectangle & triangle derived from polygon & they have area to calculate & return the area of rectangle & triangle respectively.		
9	Design, develop and execute a program in C++ based on the following requirements: An EMPLOYEE class containing data members & members functions: i) Data members: employee number (an integer), Employee_ Name (a string of characters), Basic_ Salary (in integer), All_ Allowances (an integer), Net_Salary (an integer). (ii) Member functions: To read the data of an employee, to calculate Net_Salary & to print the values of all the data members. (All_Allowances = 123% of Basic, Income Tax (IT) =30% of gross salary (=basic_ Salary_All_Allowances_IT).		
10	Write a C++ program with different class related through multiple inheritance & demonstrate the use of different access specified by means of members variables & members functions.		
11	Write a C++ program to create three objects for a class named count object with data members		

	such as roll_no & Name. Create a members function set_data () for setting the data values & display () member function to display which object has invoked it using „this“ pointer.
12	Write a C++ program to implement exception handling with minimum 5 exceptions classes including two built in exceptions.
Course outcomes (Course Skill Set): At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Write C++ program to solve simple and complex problems 2. Apply and implement major object-oriented concepts like message passing, function overloading, operator overloading and inheritance to solve real-world problems. 3. Use major C++ features such as Templates for data type independent designs and File I/O to deal with large data set. 4. Analyze, design and develop solutions to real-world problems applying OOP concepts of C++ 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE). Continuous Internal Evaluation (CIE): CIE marks for the practical course is 50 Marks . The split-up of CIE marks for record/ journal and test are in the ratio 60:40 . <ul style="list-style-type: none"> • Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session. • Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks. • Total marks scored by the students are scaled down to 30 marks (60% of maximum marks). • Weightage to be given for neatness and submission of record/write-up on time. • Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester. • In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce. • The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book • The average of 02 tests is scaled down to 20 marks (40% of the maximum marks). The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.	
Semester End Evaluation (SEE): SEE marks for the practical course is 50 Marks. SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University All laboratory experiments are to be included for practical examination. (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. OR based on the course requirement evaluation rubrics shall be decided jointly by examiners. Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly. Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and	

result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

1. Object oriented programming in TURBO C++, Robert Lafore, Galgotia Publications, 2002
2. The Complete Reference C++, Herbert Schildt, 4th Edition, Tata McGraw Hill, 2003.
3. Object Oriented Programming with C++, E Balaguruswamy, 4th Edition, Tata McGraw Hill, 2006.

IoT for Smart Infrastructure		Semester	3
Course Code	BEC358D	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	1:0:0:0	SEE Marks	50
Total Hours of Pedagogy	14	Total Marks	100
Credits	01	Exam Hours	1
Examination type (SEE)	Theory/Practical		
Course objectives: <ul style="list-style-type: none">□ To provide an understanding of the concepts, principles, and applications of IoT in the context of smart infrastructure.□ To explore the role of IoT technologies in transforming infrastructure into smart, efficient, and sustainable systems and analyse the challenges, opportunities, and considerations in implementing IoT for smart infrastructure.└ To examine real-world case studies and successful implementations of IoT in smart cities, buildings, transportation, and energy management and explore future trends and emerging technologies shaping the field of IoT for smart infrastructure.			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <ul style="list-style-type: none">• Interactive Lectures: Conduct interactive lectures to present the theoretical concepts and foundational knowledge of IoT for smart infrastructure.• Case Studies and Group Discussions: Utilize case studies to analyse real-world implementations of IoT in smart infrastructure projects. Divide students into groups and assign them specific cases to discuss and analyse.• Hands-on Workshops and Simulations: Organize hands-on workshops or simulations where students can interact with IoT devices and technologies relevant to smart infrastructure.• Guest Lectures and Industry Experts: Invite guest speakers or industry experts who have hands-on experience in implementing IoT in smart infrastructure projects. They can share their insights, challenges, and success stories, providing students with a real-world perspective• Project-Based Learning: Assign students to work on individual or group projects related to IoT for smart infrastructure. Provide a project brief with specific objectives and deliverables. Students can apply their knowledge and skills to design, develop, or analyse IoT solutions for smart infrastructure challenges.			
Module-1			
Introduction to IoT and Smart Infrastructure <p>Introduction to IoT: Definition of IoT and its basic components, Overview of IoT applications in various industries, Importance of IoT in transforming infrastructure.</p> <p>Smart Infrastructure Overview: Introduction to smart infrastructure and its key components, Benefits and challenges of implementing smart infrastructure, Case studies showcasing successful smart infrastructure projects.</p> <p>IoT Technologies for Smart Infrastructure: Sensors and actuators: Types, functionalities, and applications; Communication protocols: Wi-Fi, Bluetooth, cellular networks, and their use in IoT;</p>			

Cloud computing and data analytics in IoT for infrastructure; Edge computing: Real-time decision-making at the edge.

Security and Privacy in IoT for Smart Infrastructure: Security challenges and threats in IoT, Privacy considerations and data protection in smart infrastructure, best practices and solutions for ensuring IoT security and privacy.

Module-2

IoT Applications in Smart Cities

Introduction to Smart Cities - Definition and key features of smart cities, Role of IoT in transforming cities into smart cities, Benefits and challenges of smart city implementations.

IoT Applications in Smart City Infrastructure - Smart transportation: Intelligent traffic management and transportation systems, Smart buildings: Energy management and occupant comfort; Smart grids: Optimizing energy distribution and consumption; Waste management, water management, and environmental monitoring.

Case Studies of Smart City Implementations: Showcase of successful smart city projects around the world; Analysis of the IoT technologies and strategies implemented; Lessons learned from these case studies.

Future Trends in Smart Cities: Emerging technologies shaping the future of smart cities, Role of IoT, AI, and 5G in advancing smart city infrastructure, Opportunities and challenges for future smart city developments.

Module-3

IoT Applications in Smart Buildings

Introduction to Smart Buildings: Definition and key features of smart buildings, Benefits of IoT in improving energy efficiency and occupant comfort, Challenges and considerations in implementing smart building technologies.

IoT Technologies for Smart Buildings: Building automation systems and controls; Energy management and monitoring using IoT devices; Indoor environmental quality monitoring and optimization; Smart lighting and HVAC systems.

Case Studies of Smart Building Implementations: Showcase of successful smart building projects; Analysis of IoT technologies and solutions deployed; Lessons learned from these case studies.

Future Trends in Smart Buildings: Emerging technologies for smart buildings; Integration of IoT with AI and machine learning; Potential impact of 5G on smart building applications.

Module-4

IoT Applications in Smart Transportation

Introduction to Smart Transportation: Definition and key features of smart transportation; Role of IoT in intelligent traffic management and transportation systems; Challenges and opportunities in implementing smart transportation solutions.

IoT Technologies for Smart Transportation: Traffic sensors and monitoring systems; Intelligent transportation systems (ITS); Vehicle-to-vehicle (V2V) and vehicle-to-infrastructure (V2I) communication; Real-time data analysis and predictive analytics.

Case Studies of Smart Transportation Implementations: Showcase of successful smart transportation projects; Analysis of IoT technologies and solutions deployed; Lessons learned from these case studies.

Future Trends in Smart Transportation: Emerging technologies shaping the future of smart transportation; Role of IoT, AI, and autonomous vehicles; Potential impact of 5G on smart transportation applications.

Module-5

IoT for Smart Grids and Energy Management

Introduction to Smart Grids: Definition and key features of smart grids; Role of IoT in optimizing energy distribution and consumption; Benefits and challenges of smart grid implementations. IoT Technologies for Smart Grids: Smart meters and energy monitoring devices; Demand response and load management; Grid optimization and fault detection using IoT; Renewable energy integration and grid stability.

Case Studies of Smart Grid Implementations: Showcase of successful smart grid projects, Analysis of IoT technologies and solutions deployed, Lessons learned from these case studies.

Future Trends in Smart Grids and Energy Management: Emerging technologies for smart grids; Integration of IoT, AI, and blockchain in energy management; Potential impact of 5G on smart grid applications.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

- Define and explain the core concepts and components of IoT and its relevance to smart infrastructure. Identify and evaluate the key technologies and communication protocols used in IoT for smart infrastructure.
- Assess the benefits, challenges, and ethical considerations associated with implementing IoT in smart infrastructure projects and analyse & compare different IoT applications in smart cities, buildings, transportation, and energy management.
- Examine real-world case studies of successful IoT implementations in smart infrastructure and extract lessons learned. Demonstrate an understanding of security and privacy considerations in IoT for smart infrastructure.
- Discuss the impact of emerging technologies, such as artificial intelligence and 5G, on the future of IoT in smart infrastructure. Apply knowledge and critical thinking skills to propose IoT-based solutions for smart infrastructure challenges.
- Work effectively in teams to analyse, design, and present IoT projects related to smart infrastructure and communicate effectively and articulate the potential benefits and limitations of IoT for smart infrastructure.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous internal Examination (CIE)

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examinations (SEE)

SEE paper shall be set for 50 questions, each of the 01 marks. The pattern of the question paper is MCQ (multiple choice questions). The time allotted for SEE is **01 hour**. The student has to secure a minimum of 35% of the maximum marks meant for SEE.

OR

~~MCQ (Multiple Choice Questions) are preferred for 01 credit courses, however, if course content demands the general question paper pattern that followed for 03 credit course, then~~

- ~~1. The question paper will have ten questions. Each question is set for 10 marks.~~
- ~~2. There will be 2 questions from each module. Each of the two questions under a module may or may not have the sub-questions (with maximum sub-questions of 02, with marks distributions 5+5, 4+6, 3+7).~~
- ~~3. The students have to answer 5 full questions, selecting one full question from each module.~~

Suggested Learning Resources:

1. MindMatrix.io
2. "Internet of Things (A Hands-on-Approach)" by Arshdeep Bahga and Vijay Madisetti
3. "Building the Internet of Things: Implement New Business Models, Disrupt Competitors, Transform Your Industry" by Maciej Kranz
4. "Smart Cities: Big Data, Civic Hackers, and the Quest for a New Utopia" by Anthony M. Townsend

5. "Internet of Things for Architects: Architecting IoT solutions by implementing sensors, communication infrastructure, edge computing, analytics, and security" by Perry Lea.

Web links and Video Lectures (e-Resources):

- makes.mindmatrix.io

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- **Sensor Deployment and Data Collection:** Organize a hands-on activity where participants work in groups to deploy sensors in a simulated smart infrastructure environment.
- **Smart City Simulation Game:** Develop a simulation game where participants take on different roles representing stakeholders in a smart city.
- **IoT Solution Design Challenge:** Assign participants to design an IoT-based solution for a specific smart infrastructure problem. They can work individually or in teams to identify the problem, propose an IoT solution, outline the required components and technologies, and create a prototype or presentation.
- **Security and Privacy Risk Assessment:** Conduct a group activity where participants analyse the security and privacy risks associated with IoT deployments in smart infrastructure.
- **Field Visit to Smart Infrastructure Project:** Organize a field visit to a smart infrastructure project, such as a smart building, smart city district, or IoT-enabled transportation system.

ELECTROMAGNETIC THEORY		Semester	IV
Course Code	BEC401	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	THEORY		
Course objectives: This course will enable students to: <ul style="list-style-type: none">• Study the different coordinate systems, Physical significance of Divergence, Curl and Gradient.• Understand the applications of Coulomb's law and Gauss law to different charged distributions and the applications of Laplace's and Poisson's Equations to solve real time problems on capacitance of different charged distributions.• Understand the physical significance of Biot-Savart's, Ampere's Law and Stokes' theorem for different current distributions.• Infer the effects of magnetic forces, materials and inductance.• Know the physical interpretation of Maxwell's equations and applications for Plane waves for their behavior in different media.• Acquire knowledge of Poynting theorem and its application of power flow			
Teaching-Learning Process (General Instructions) These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes. These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes. These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes. <ol style="list-style-type: none">1. Lecture method (L) does not mean only traditional lecture method, but different types of teaching methods may be adopted to develop the outcomes.2. Encourage collaborative (Group) Learning in the class.3. Ask at least three HOTS (Higher Order Thinking) questions in the class, which promote critical thinking.4. Adopt Problem-Based Learning (PBL), which fosters students' Analytical skills, and develops thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.5. Topics will be introduced in a multiple representation.6. Show the different ways to solve the same problem and encourage the student to come up with creative ways to solve them.7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the student's understanding.8. Adopt the Flipped class technique by sharing the materials/Sample Videos before the class and having discussions on the topic in the succeeding classes.			
Module-1			
Revision of Vector Calculus – (Text 1: Chapter 1) Coulomb's Law, Electric Field Intensity and Flux density: Experimental law of Coulomb, Electric field intensity, Field due to continuous volume charge distribution, Field of a line charge, Field due to Sheet of charge, Electric flux density, Numerical Problems. (Text: Chapter 2.1 to 2.5, 3.1) RBT Level: L1, L2, L3			
Module-2			

<p>Gauss's Law and Divergence: Gauss 'law, Application of Gauss' law to Point Charge, line charge, Surface charge and Volume Charge, Point (differential) form of Gauss law, Divergence. Maxwell's First Equation (Electrostatics), Vector Operator ∇ and divergence theorem, Numerical Problems (Text: Chapter 3.2 to 3.7).Energy expended or work done in moving a point charge in an Electric field, The line integral ((Text: Chapter 4.1 and 4.2) Current and Current density, Continuity of current. (Text: Chapter 5.1, 5.2) RBT Level: L1, L2, L3</p>
Module-3
<p>Poisson's and Laplace's Equations: Derivation of Poisson's and Laplace's Equations, Examples of the solution of Laplace's equation, Numerical problems on Laplace's equation (Text: Chapters 7.1 and 7.3)</p> <p>Steady Magnetic Field: Biot-Savart Law, Ampere's circuital law, Curl, Stokes' theorem, Magnetic flux and magnetic flux density. (Text: Chapters 8.1 to 8.5) RBT Level: L1, L2, L3</p>
Module-4
<p>Magnetic Forces: Force on a moving charge, differential current elements, Force between differential current elements, Numerical problems (Text: Chapter 9.1 to 9.3).</p> <p>Magnetic Materials: Magnetization and permeability, Magnetic boundary conditions, the magnetic circuit, problems (Text: Chapter 9.6 to 9.8) RBT Level: L1, L2, L3</p>
Module-5
<p>Faraday's law of Electromagnetic Induction –Integral form and Point form, Numerical problems. Inconsistency of Ampere's law with continuity equation, displacement current, Conduction current, Derivation of Maxwell's equations in point form, and integral form, Maxwell's equations for different media, Numerical problems (Text: Chapter 10.1 to 10.4)</p> <p>Uniform Plane Wave: Wave propagation in free space, Uniform plane wave, Derivation of plane wave equations from Maxwell's equations, Poynting's Theorem and wave power, Skin effect or Depth of penetration, Numerical problems. (Text: Chapter 12.1, 12.3, 12.4) RBT Level: L1, L2, L3</p>
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Evaluate problems on electrostatic force, electric field due to point, linear, volume charges by applying conventional methods and charge in a volume. 2. Apply Gauss law to evaluate Electric fields due to different charge distributions and Volume Charge distribution by using Divergence Theorem. 3. Determine potential and energy with respect to point charge and capacitance using Laplace equation and Apply Biot-Savart's and Ampere's laws for evaluating Magnetic field for different current configurations 4. Calculate magnetic force, potential energy and Magnetization with respect to magnetic materials and voltage induced in electric circuits. 5. Apply Maxwell's equations for time varying fields, EM waves in free space and conductors and Evaluate power associated with EM waves using Poynting theorem

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by the University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:**Text Book:**

1. W.H. Hayt and J.A. Buck, —Engineering Electromagnetics, 8th Edition, Tata McGraw- Hill, 2014, ISBN-978-93-392-0327-6.

Reference Books:

1. Elements of Electromagnetics – Matthew N.O., Sadiku, Oxford University press, 4thEdn.
2. Electromagnetic Waves and Radiating systems – E. C. Jordan and K.G. Balman, PHI, 2ndEdn.
3. Electromagnetics- Joseph Edminister, Schaum Outline Series, McGraw Hill.
4. N. Narayana Rao, —Fundamentals of Electromagnetics for Engineering, Pearson

Web links and Video Lectures (e-Resources):

- NPTEL Video lectures : <https://youtu.be/pGdr9WLto4A>
- NPTEL Video lectures: <https://youtu.be/xn2IpxI991M>

ActivityBased Learning(SuggestedActivitiesinClass)/Practical-Based Learning

- Group Discussion/Quiz
- Demonstration of Electromagnetic concepts.
- Case Study on Medical Imaging devices.



This document was created with the Win2PDF "Print to PDF" printer available at

<https://www.win2pdf.com>

This version of Win2PDF 10 is for evaluation and non-commercial use only.

Visit <https://www.win2pdf.com/trial/> for a 30 day trial license.

This page will not be added after purchasing Win2PDF.

<https://www.win2pdf.com/purchase/>

PRINCIPLES OF COMMUNICATION SYSTEMS		Semester	4
Course Code	BEC402	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
Examination nature (SEE)	Theory/practical/Viva-Voce /Term-work/Others		
Course objectives: This course will enable students to <ul style="list-style-type: none">• Understand and analyse concepts of Analog Modulation schemes viz; AM, FM• Design and analyse the electronic circuits for AM and FM modulation and demodulation.• Understand the concepts of random variable and random process to model communication systems.• Understand and analyse the concepts of digitization of signals.• Evolve the concept of SNR in the presence of channel induced noise			
Teaching-Learning Process (General Instructions) These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes. <ol style="list-style-type: none">1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.2. Show Video/animation films to explain evolution of communication technologies.3. Encourage collaborative (Group) Learning in the class.4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
MODULE-1			
Random Variables and Processes: Introduction, Probability, Conditional Probability, Random variables. Statistical Averages: Function of a random variable, Moments, Random Processes, Mean, Correlation and Covariance function: Properties of autocorrelation function, Cross-correlation functions, Gaussian Process: Gaussian Distribution Function. [Text 2: 5.1, 5.2,5.3,5.4,5.5,5.6,5.9] RBT: L1, L2			
MODULE-2			
Amplitude Modulation Fundamentals: AM Concepts, Modulation index and Percentage of Modulation, Sidebands and the frequency domain, AM Power, Single Sideband Modulation. AM Circuits: Amplitude Modulators: Diode Modulator, Transistor Modulator, collector Modulator. Amplitude Demodulators: Diode Detector, Balanced Modulators: Lattice Modulators. Frequency Division Multiplexing: Transmitter-Multiplexer, Receiver-Demultiplexer. [Text1: 3.1, 3.2,3.3,3.4,3.5,4.2,4.3,4.4,10.2] RBT: L1, L2, L3			
MODULE-3			
Fundamentals of Frequency Modulation: Basic Principles of Frequency Modulation, Principles of Phase Modulation, Modulation index and sidebands, Noise Suppression Effects of FM, Frequency Modulation versus Amplitude Modulation. FM Circuits: Frequency Modulators: Voltage Controlled Oscillators. , Frequency Demodulators: Slope Detectors, Phase Locked Loops. Communication Receiver: Super heterodyne receiver, Frequency Conversion: Mixing Principles, JFET Mixer. [Text1: 5.1,5.2,5.3,5.4,5.5,6.1,6.3,9.2,9.3] RBT: L1, L2, L3			

MODULE-4
<p>Digital Representation of Analog Signals: Introduction, Why Digitize Analog Sources?, The Sampling process, Pulse Amplitude Modulation, Time-Division Multiplexing, Pulse Position Modulation: Generation and Detection of PPM wave. The Quantization Process. Pulse Code Modulation: Sampling, Quantization, Encoding, line Codes, Differential encoding, Regeneration, Decoding, filtering, multiplexing.</p> <p>[Text2: 7.1,7.2,7.3,7.4,7.5,7.6,7.8,7.9]</p> <p>RBT: L1,L2,L3</p>
MODULE-5
<p>Baseband Transmission of Digital signals: Introduction, Intersymbol Interference, Eye Pattern, Nyquist criterion for distortionless Transmission, Baseband M-ary PAM Transmission.</p> <p>[Text2:8.1,8.4,8.5,8.6,8.7]</p> <p>Noise: Signal to Noise Ratio, External Noise, Internal Noise, Semiconductor Noise, Expressing Noise Levels, Noise in Cascade Stages.</p> <p>[Text1:9.5]</p> <p>RBT:L1,L2,L3</p>

PRACTICAL COMPONENT OF IPCC (*Experiments can be conducted using MATLAB/SCILAB/OCTAVE*)

Sl.NO	Experiments
1	Basic Signals and Signal Graphing: a) unit Step, b) Rectangular, c) standard triangle d) sinusoidal and e) Exponential signal.
2	Illustration of signal representation in time and frequency domains for a rectangular pulse.
3	Amplitude Modulation and demodulation: Generation and display the relevant signals and its spectrums.
4	Frequency Modulation and demodulation: Generation and display the relevant signals and its spectrums.
5	Sampling and reconstruction of low pass signals. Display the signals and its spectrum.
6	Time Division Multiplexing and demultiplexing.
7	PCM Illustration: Sampling, Quantization and Encoding
8	Generate a) NRZ, RZ and Raised cosine pulse, b) Generate and plot eye diagram
9	Generate the Probability density function of Gaussian distribution function.
10	Display the signal and its spectrum of an audio signal.

Course outcomes (Course Skill Set):

At the end of the course, the student will be able to:

1. Understand the principles of analog communication systems and noise modelling.
2. Identify the schemes for analog modulation and demodulation and compare their performance.
3. Design of PCM systems through the processes sampling, quantization and encoding.
4. Describe the ideal condition, practical considerations of the signal representation for baseband transmission of digital signals.
5. Identify and associate the random variables and random process in Communication system design.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

The IPCC means the practical portion integrated with the theory of the course. CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.

CIE for the theory component of the IPCC

- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 22OB4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.
- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks**).
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (**duration 02/03 hours**) after completion of all the experiments shall be conducted for 50 marks and scaled down to **10 marks**.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.
- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Suggested Learning Resources:**Books**

1. Louis E Frenzel, Principles of Electronic Communication Systems, 3rd Edition, Mc Graw Hill Education (India) Private Limited, 2016. ISBN: 978-0-07-066755-6.
2. Simon Haykin & Michael Moher, Communication Systems, 5th Edition, John Wiley, India Pvt. Ltd, 2010, ISBN: 978-81-265-2151-7.

Reference Books

1. B P Lathi, Zhi Ding, "Modern Digital and Analog Communication Systems", Oxford University Press., 4th edition, 2010, ISBN: 97801980738002.
2. Herbert Taub, Donald L Schilling, Goutam Saha, "Principles of Communication systems", 4th Edition, Mc Graw Hill Education (India) Private Limited, 2016. ISBN: 978-1-25-902985-1

Web links and Video Lectures (e-Resources):

1. Principles of Communication Systems <https://nptel.ac.in/courses/108104091>
2. Communication Engineering <https://nptel.ac.in/courses/117102059>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

1. Assignments and test – Knowledge level, Understand Level and Apply level
2. Experiential Learning by using free and open source software's SCILAB or OCTAVE
3. Open ended questions by faculty, Open ended questions from students

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2023 - 24)

IV Semester

Control Systems			
Course Code	BEC403	CIE Marks	50
Teaching Hours/Week (L: T: P)	(3:0:2)	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 12 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
Course objectives: This course will enable students to: <ol style="list-style-type: none"> 1. Understand basics of control systems and design mathematical models using block diagram reduction, SFG, etc. 2. Understand Time domain and Frequency domain analysis. 3. Analyze the stability of a system from the transfer function 4. Familiarize with the State Space Model of the system. 			
Teaching-Learning Process (General Instructions) These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes. <ul style="list-style-type: none"> • Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. • Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing. • Encourage collaborative (Group) Learning in the class. • Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking. • Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. • Topics will be introduced in a multiple representation. • Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. • Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. • Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes. • Give Programming Assignments. 			
Module-1			
Introduction to Control Systems: Types of Control Systems, Effect of Feedback Systems, Differential equation of Physical Systems -Mechanical Systems, Electrical Systems, Analogous Systems. (Textbook 1: Chapter 1.1, 2.2)			
Teaching-Learning Process	Chalk and Talk, YouTube videos RBT Level: L1, L2, L3		

Module-2	
Block diagrams and signal flow graphs: Transfer functions, Block diagram algebra and Signal Flow graphs. (Textbook 1: Chapter 2.4, 2.5, 2.6)	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Any software tool to implement block diagram reduction techniques and Signal Flow graphs RBT Level: L1, L2, L3
Module-3	
Time Response of feedback control systems: Standard test signals, Unit step response of First and Second order Systems. Time response specifications, Time response specifications of second order systems, steady state errors and error constants. Introduction to PI, PD and PID Controllers (excluding design). (Textbook 1: Chapter 5.3, 5.4, 5.5)	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Any software tool to show time response for various transfer functions and PI, PD and PID controllers. RBT Level: L1, L2, L3
Module-4	
Stability analysis: Concepts of stability, Necessary conditions for Stability, Routh stability criterion, Relative stability analysis: more on the Routh stability criterion. Introduction to Root-Locus Techniques, The root locus concepts, Construction of root loci. (Textbook 1: Chapter 6.1, 6.2, 6.4, 6.5, 7.1, 7.2, 7.3)	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Any software tool to plot Root locus for various transfer functions RBT Level: L1, L2, L3
Module-5	
Frequency domain analysis and stability: Correlation between time and frequency response, Bode Plots, Experimental determination of transfer function. (Textbook 1: Chapter 4: 8.1, 8.2, 8.4) Mathematical preliminaries, Nyquist Stability criterion, (Stability criteria related to polar plots are excluded) (Textbook 1: 9.2, 9.3) State Variable Analysis: Introduction to state variable analysis: Concepts of state, state variable and state models. State model for Linear continuous –Time systems, solution of state equations. (Textbook 1: 12.2, 12.3, 12.6)	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Any software tool to draw Bode plot for various transfer functions RBT Level: L1, L2, L3

PRACTICAL COMPONENT OF IPCC	
Using suitable simulation software (P-Spice/ MATLAB / Python / Scilab / OCTAVE / LabVIEW) demonstrate the operation of the following circuits:	
Sl.No	Experiments
1	Implement Block diagram reduction technique to obtain transfer function a control system.
2	Implement Signal Flow graph to obtain transfer function a control system.
3	Simulation of poles and zeros of a transfer function.
4	Implement time response specification of a second order Under damped System, for different damping factors.
5	Implement frequency response of a second order System.
6	Implement frequency response of a lead lag compensator.
7	Analyze the stability of the given system using Routh stability criterion.
8	Analyze the stability of the given system using Root locus.
9	Analyze the stability of the given system using Bode plots.
10	Analyze the stability of the given system using Nyquist plot.
11	Obtain the time response from state model of a system.
12	Implement PI and PD Controllers.
13	Implement a PID Controller and hence realize an Error Detector.
14	Demonstrate the effect of PI, PD and PID controller on the system response.

Course Outcomes

At the end of the course the student will be able to:

1. Deduce transfer function of a given physical system, from differential equation representation or Block Diagram representation and SFG representation.
2. Calculate time response specifications and analyse the stability of the system.
3. Draw and analyse the effect of gain on system behaviour using root loci.
4. Perform frequency response Analysis and find the stability of the system.
5. Represent State model of the system and find the time response of the system.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

Two Tests each of **20 Marks (duration 01 hour)**

- First test at the end of 5th week of the semester
- Second test at the end of the 10th week of the semester

Two assignments each of **10 Marks**

- First assignment at the end of 4th week of the semester
- Second assignment at the end of 9th week of the semester

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (**duration 03 hours**) at the end of the 15th week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and scaled down to 05 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- The question paper will have ten questions. Each question is set for 20 marks.
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured out of 100 shall be reduced proportionally to 50.

Suggested Learning Resources:**Text Books**

1. Control Systems Engineering, I J Nagrath, M. Gopal, New age international Publishers, Fifth edition.

Web links and Video Lectures (e-Resources):

- <https://nptel.ac.in/courses/108106098>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills

Communication Laboratory		Semester	4
Course Code	BECL404	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2	SEE Marks	50
Credits	01	Exam Hours	03
Examination type (SEE)	Theory/Practical/Viva-Voce /Term-work/Others		
Course objectives: This laboratory course enables students to <ul style="list-style-type: none">• Understand the basic concepts of AM and FM modulation and demodulation.• Design and analyse the electronic circuits used for AM and FM modulation and demodulation circuits.• Understand the sampling theory and design circuits which enable sampling and reconstruction of analog signals.• Design electronic circuits to perform pulse amplitude modulation, pulse position modulation and pulse width modulation.			
	Experiments (Experiments to be conducted using hardware components)		
1	Design and test a high-level collector Modulator circuit and Demodulation the signal using diode detector.		
2	Test the Balanced Modulator / Lattice Modulator (Diode ring)		
3	Design a Frequency modulator using VCO and FM demodulator using PLL (Use IC566 and IC565).		
4	Design and plot the frequency response of Preemphasis and Deemphasis Circuits		
5	Design and test BJT/FET Mixer		
6	Design and test Pulse sampling, flat top sampling and reconstruction		
7	Design and test Pulse amplitude modulation and demodulation.		
8	Generation and Detection of Pulse position Modulation		
9	Generation and Detection of Pulse Width Modulation		
10	PLL Frequency Synthesizer		
11	Data formatting and Line Code Generation		
12	PCM Multiplexer and Demultiplexer		
Course outcomes (Course Skill Set): At the end of the course the student will be able to: <ul style="list-style-type: none">1. Illustrate the AM generation and detection using suitable electronic circuits.2. Design of FM circuits for modulation, demodulation and noise suppression.3. Design and test the sampling, Multiplexing and pulse modulation techniques using electronic hardware.4. Design and Demonstrate the electronic circuits used for RF transmitters and receivers.			

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- **SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.**
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

1. Louis E Frenzel, Principles of Electronic Communication Systems, 3rd Edition, Mc Graw Hill Education (India) Private Limited, 2016. ISBN: 978-0-07-066755-6.

MICROCONTROLLERS		Semester	4
Course Code	BEC405A	CIE Marks	50
Teaching Hours/Week(L:T:P)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type(SEE)	Theory		
Course objectives:			
This course will enable students to:			
<ul style="list-style-type: none">Understand the difference between Microprocessor and Microcontroller and embedded microcontrollers.Analyze the basic architecture of 8051microcontroller.Program 8051 microcontroller using Assembly Language and C.Understand the operation and use of inbuilt Timers/Counters and Serial port of 8051Understand the interrupt structure of 8051 and Interfacing I/O devices using I/O ports of 8051.			
Teaching-Learning Process(General Instructions)			
The samples strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none">Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.Show Video/animation films to explain the functioning of various techniques.Encourage collaborative(Group)Learning in the classAsk at least three HOTS(Higher-order Thinking) questions in the class, which promotes critical thinkingAdopt Problem Based Learning (PBL), which fosters students’ Analytical kills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.Discuss how every concept can be applied to the real world and when that's possible, it helps improve the students' understanding. <p>Give Programming Assignments.</p>			
			RBT Level
Module-1 (8 Hrs)			
Microcontroller: Microprocessor Vs Microcontroller, Micro controller & Embedded Processors, Processor Architectures-Harvard Vs Princeton & RISC Vs CISC , 8051 Architecture- Registers, Pin diagram, I/O ports functions, Internal Memory organization. External Memory (ROM & RAM) interfacing. (Text book 1-1.1,Text book 2-1.0,1.1,3.0,3.1,3.2,3.3 Text book 3-Pg 5-9)			L1,L2
Module-2 (8 Hrs)			
Instruction Set: 8051 Addressing Modes, Data Transfer Instructions, Arithmetic instructions, Logical Instructions, Jump & Call Instructions Stack & Subroutine Instructions of 8051 (with examples in assembly Language). (Text book 2- Chapter 5,6,7,8, Additional reading Refer Textbook 3, Chapter 3 for complete understanding of instructions with flow diagrams)			L1,L2

Module-3 (8 Hrs)	
Timers/Counters & Serial port programming: Basics of Timers & Counters, Data types & Time delay in the 8051 using C, Programming 8051 Timers, Mode 1 & Mode 2 Programming, Counter Programming (Assembly Language only). (Text book 2- 3.4, Text book 1- 7.1, 9.1,9.2) Basics of Serial Communication, 8051 Connection to RS232, Programming the 8051 to transfer data serially & to receive data serially using C.(Text book 2- 3.5, Text book 1- 10.1,10.2,10.3 except assembly language programs, 10.5)	L1,L2, L3
Module-4 (8 Hrs)	
Interrupt Programming: Basics of Interrupts, 8051 Interrupts, Programming Timer Interrupts, Programming Serial Communication Interrupts, Interrupt Priority in 8051(Assembly Language only) (Text book 2- 3.6, Text book 1- 11.1,11.2,11.4, 11.5)	L1,L2, L3
Module-5 (8 Hrs)	
I/O Port Interfacing & Programming: I/O Programming in 8051 C, LCD interfacing, DAC 0808 Interfacing, ADC 0804 interfacing, Stepper motor interfacing, DC motor control & Pulse Width Modulation (PWM) using C only. (Text book 1- 7.2, 12.1, 13.1, 13.2, 17.2, 17.3)	L1, L2, L3
Course outcome (Course Skill Set) At the end of the course, students will be able to: <ol style="list-style-type: none"> 1. Describe the difference between Microprocessor and Microcontroller, Types of Processor Architectures and Architecture of 8051Microcontroller. 2. Discuss the types of 8051 Microcontroller Addressing modes & Instructions with Assembly Language Programs. 3. Explain the programming operation of Timers/Counters and Serial port of 8051 Microcontroller. 4. Illustrate the Interrupt Structure of 8051 Microcontroller & its programming. 5. Develop C programs to interface I/O devices with 8051 Microcontroller. 	

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- ☐ There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- ☐ Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks.
- ☐ Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the courses shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- ☐ The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

TEXT BOOKS

1. The "8051 Microcontroller and Embedded Systems – Using Assembly and C", Muhammad Ali Mazidi and Janice Gillespie Mazidi and Rollind. McKinlay; Phi, 2006 / Pearson, 2006.
2. "The 8051 Microcontroller", Kenneth j. Ayala, 3rd edition, Thomson/Cengage Learning.
3. "Programming And Customizing The 8051 Microcontroller", Myke Predko Tata Mc Graw-Hill Edition 1999 (reprint 2003).

REFERENCE BOOKS:

1. "The 8051 Microcontroller Based Embedded Systems", Manish K Patel, McGraw Hill, 2014, ISBN: 978-93-329-0125-4.
2. "Microcontrollers: Architecture, Programming, Interfacing and System Design", Raj Kamal, Pearson Education, 2005.

Web links and Video Lectures(e-Resources):

https://youtu.be/pA6K5NgWTow?si=zQqqgXQq50dVL_-s

Industrial Electronics		Semester	IV
Course Code	BEC405B	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 hours	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		
Course objectives: This course will enable student to <ul style="list-style-type: none">• Explain broad types of industrial power devices, there structure, and its characteristics.• Design and analyse the broad categories of power electronic circuits.• Explain various types of MEMs devices, principle of operation and construction.• Familiarize with soft core processors and computer architecture.• Apply protective methods for devices and circuits.			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none">1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.2. Show Video/animation films to explain evolution of communication technologies.3. Encourage collaborative (Group) Learning in the class.4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
Module-1			
Industrial Power Devices: General purpose power diodes, fast recovery power diodes, schottky power diodes, silicon carbide power diodes (Text book 1: 2.5, 2.6), Power MOSFETs, Steady state characteristics, switching characteristics, silicon carbide MOSFETs, COOLMOS, Junction field effect transistors, operation and characteristics of JFETs, Silicon Carbide JFET structures, Bipolar Junction Transistors, Steady state characteristics, switching characteristics, silicon carbide BJTs, IGBT, silicon carbide IGBTs (Text book 1: 4.3, 4.4, 4.6, 4.7)			
Module-2			
Power Electronics Circuits:), Thyristor, Thyristor characteristics, two transistor model (Text book 1: 9.2, 9.3, 9.4).Controlled Rectifiers – Single phase full converter with R and RL load, Single phase dual converters, and Three phase full converter with RL load (Text book 1: 10.2, 10.3, 10.4). Switching mode regulators – Buck Regulator, Boost regulator, Buck – Boost regulator, comparison of regulators (Text book 1: 5.9.1, 5.9.2, 5.9.3, 5.10)			
Module-3			
Inverters – Principle of operation, Single phase bridge inverter, Three phase inverter with 180 and 120 degree conduction, Current source inverter (Text book 1: 6.3, 6.4, 6.5, 6.9). AC voltage controllers – Single phase full wave controller with resistive load, single phase full wave controller with inductive load (Text book 1: 11.3, 11.4).			

Module-4
<p>MEMS Devices: Sensing and Measuring Principles, Capacitive Sensing, Resistive Sensing, Piezoelectric Sensing, Thermal Transducers, Optical Sensors, Magnetic Sensors, MEMS Actuation Principles, Electrostatic Actuation, Thermal Actuation, Piezoelectric Actuation, Magnetic Actuation, MEMS Devices Inertial Sensors, Pressure Sensors, Radio Frequency MEMS: Capacitive Switches and Phase Shifters, Microfluidic Components, Optical Devices. (Text book 2: 13.1, 13.3, 13.4)</p> <p>MEMS Applications: Introduction, Industrial, Automotive, Biomedical (Text book 2:15.1, 15.2, 15.3, 15.4)</p>
Module-5
<p>Protections of Devices and Circuits: Cooling and Heat sinks, Thermal Modeling of Power Switching Devices, Electrical Equivalent Thermal model, Mathematical Thermal Equivalent Circuit, Coupling of Electrical and Thermal Components, Snubber circuits, Voltage protection by Selenium Diodes and Metaloxide Varistors, Current protection, Fusing, Fault current with AC source, Fault current with DC source, Electromagnetic Interference, sources of EMI, Minimizing EMI Generation, EMI shielding, EMI standards (Text book 1: 17.2, 17.3, 17.4, 17.5, 17.6, 17.7, 17.8, 17.9).</p>
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course, the student will be able to :</p> <ol style="list-style-type: none"> 1. Explain different types of industrial power devices such as MOSFET, BJT, IGBT etc, there structure, and its operating characteristics. 2. Design and analyse the power electronic circuits such as switch mode regulators, inverters, controlled rectifiers and ac voltage controllers. 3. Explain various types of MEMs devices used for sensing pressure, temperature, current, voltage, humidity, vibration etc.. 4. Familiarize with soft core processors such as ASIC and FPGA. 5. Familiarize with computer hardware, software, architecture, instruction set, memory organization, multiprocessor architecture. 6. Apply protective methods for devices various industrial power devices based on thermal requirements and develop protective methods for the circuits against various electrical parameters.
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation:</p> <ul style="list-style-type: none"> • There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component. • Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks • Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks) • The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books

1. Power Electronics: Devices, Circuits, and Applications, Muhammad H. Rashid, Pearson, 4th International edition.
2. Fundamentals of Industrial Electronics , Bogdan M. Wilamowski, J. David Irwin, CRC Press, 2011,

Reference Books

1. Thomas E. Kissell, Industrial Electronics: Applications for Programmable Controllers, Instrumentation and Process Control, and Electrical Machines and Motor Controls, 3rd edition, 2003, Prentice Hall.
2. Ned Mohan, T.M. Undeland and W.P. Robbins, "Power Electronics: Converters, Applications and Design", Wiley India Ltd, 2008.

Web links and Video Lectures (e-Resources):

- <https://archive.nptel.ac.in/courses/108/102/108102145/>
- <https://nptel.ac.in/courses/117105082>
- <https://www.youtube.com/channel/UCKg8GNii0Q-ieXE56AXosGg/featured>
- <https://www.ieee-ies.org/>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Quiz and Seminars

OPERATING SYSTEM		Semester	4
Course Code	BEC405C	CIE Marks	50
Teaching Hours/Week(L:T:P)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type(SEE)	Theory		
Course objectives: This course will enable students to: <ul style="list-style-type: none">Understand the services provided by an operating system.Explain how processes are synchronized and scheduled.Understand different approaches of memory management and virtual memory management. Describe the structure and organization of the file systemUnderstand interprocess communication and deadlock situations.			
Teaching-Learning Process(General Instructions) The samples strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following: <ol style="list-style-type: none">Lecturer method (L) need not to be only traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.Use of Video/Animation to explain functioning of various concepts.Encourage collaborative (Group Learning) Learning in the class.Ask at least three HOT (Higher order Thinking) questions in the class, which promotes critical thinking.Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.Introduce Topics in manifold representations.Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
			RBT Level
Module-1			
Introduction to Operating Systems: OS, Goals of an OS, Operation of an OS, Computational Structures, Resource allocation techniques, Efficiency, System Performance and User Convenience, Classes operating System, Batch processing, Multi programming, Time Sharing Systems, Real Time and distributed Operating Systems (Topics from Sections 1.2, 1.3, 2.2 to 2.8 of Text).			L1,L2
Module-2			
Process Management: OS View of Processes, PCB, Fundamental State Transitions of a process, Threads, Kernel and User level Threads, Non-preemptive scheduling- FCFS and SRN, Preemptive Scheduling- RR and LCN, Scheduling in Unix and Scheduling in Linux (Topics from Sections 3.3, 3.3.1 to 3.3.4, 3.4, 3.4.1, 3.4.2 , Selected scheduling topics from 4.2 and 4.3 , 4.6, 4.7 of Text).			L1,L2, L3

Module-3	
Memory Management: Contiguous Memory allocation, Non-Contiguous Memory Allocation, Paging, Segmentation, Segmentation with paging, Virtual Memory Management, Demand Paging, VM handler, FIFO, LRU page replacement policies, Virtual memory in Unix and Linux (Topics from Sections 5.5 to 5.9, 6.1 to 6.3 except Optimal policy and 6.3.1, 6.7,6.8 of Text)	L1,L2, L3
Module-4	
File Systems: File systems and IOCS, File Operations, File Organizations, Directory structures, File Protection, Interface between File system and IOCS, Allocation of disk space, Implementing file access (Topics from Sections 7.1 to 7.8 of Text).	L1,L2
Module5	
Message Passing and Deadlocks: Overview of Message Passing, Implementing message passing, Mailboxes, Deadlocks, Deadlocks in resource allocation, Handling deadlocks, Deadlock detection algorithm, Deadlock Prevention (Topics from Sections 10.1 to 10.3, 11.1 to 11.5 of Text).	L1, L2
Course outcome (Course Skill Set) At the end of the course, students will be able to: <ol style="list-style-type: none"> 1. Explain the goals, structure, operation and types of operating systems. 2. Apply scheduling techniques to find performance factors. 3. Explain organization of file systems and IOCS. 4. Apply suitable techniques for contiguous and non-contiguous memory allocation. 5. Describe message passing, deadlock detection and prevention methods. 	

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- ☐ There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- ☐ Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- ☐ Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the courses shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

TEXT BOOKS

Operating Systems – A concept based approach, by Dhamdhare, TMH, 2nd edition.

REFERENCE BOOKS:

1. Operating systems concepts, Silberschatz and Galvin, John Wiley India Pvt. Ltd, 5th edition, 2001.
2. Operating system—internals and design system, William Stalling, Pearson Education, 4th ed, 2006.
3. Design of operating systems, Tannanbhaum, TMH, 2001.

Web links and Video Lectures(e-Resources):

- <https://archive.nptel.ac.in/courses/106/105/106105214/>
- https://onlinecourses.nptel.ac.in/noc20_cs04/preview
- https://onlinecourses.nptel.ac.in/noc21_cs72/preview
- <https://nptel.ac.in/courses/106106144>

Data Structures Using C		Semester	IV
Course Code	BEC405D	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination nature (SEE)	Theory		

COURSE OVERVIEW:

COURSE OBJECTIVES:

The objectives of this course are to:

1. Develop proficiency in designing and implementing fundamental data structures.
2. Learn various sorting and searching algorithms and analyze their time complexity.
3. Understand algorithmic problem-solving techniques, including recursion.
4. Explore advanced data structures like trees, graphs, and hash tables.
5. Apply data structures and algorithms knowledge to solve real-world programming challenges efficiently.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

1. The lecturer's approach (L) does not have to be limited to traditional methods of teaching. It is possible to incorporate alternative and effective teaching methods to achieve the desired outcomes.
2. Utilize videos and animations to illustrate the functioning of different techniques used in the manufacturing of smart materials.
3. Foster collaborative learning exercises within the classroom to encourage group participation and engagement.
4. Pose a minimum of three Higher Order Thinking (HOT) questions during class discussions to stimulate critical thinking among students.
5. Implement Problem-Based Learning (PBL) as an approach that enhances students' analytical skills and nurtures their ability to design, evaluate, generalize, and analyze information, rather than solely relying on rote memorization.

Module-1

Arrays: 1D, 2D and multidimensional.

Pointers: Definition and Concepts, Array of pointers, Structures and unions. Array of structures, pointer arrays, pointer to structures. Passing pointer variable as parameter in functions

Dynamic memory allocation: malloc(), calloc(), realloc() and free function.

Introduction to data structures and algorithms

Text book 1 -Chapter-1.1-1.3 except Rational Numbers.

Text Book 2, chapter-2

Module-2
<p>The Stack – Definition and examples, primitive operations, Example. Representing Stacks in C, Example: Infix, Postfix and Prefix, converting an Expression from Infix to Prefix and Program.</p> <p>Text Book -1-Chapter – 2.1-2.3</p> <p>Recursion – Recursive Definition and Processes, Recursion in C, Writing Recursive Programs.</p> <p>Recursions - Text Book -1-Chapter – 3.1-3.3</p>
Module-3
<p>Queues and Lists – The Queue and its sequential representation, Linked Lists, Lists in C.</p> <p>Other Lists structures – Circular Lists, Stacks, Queues as circular list. The Josephus problem, doubly linked lists.</p> <p>Linked lists and Queues - Text Book -1-Chapter – 4.1-4.3, 4.5</p>
Module-4
<p>Trees – Binary Trees, binary tree representations, Huffman algorithm, Trees and their applications.</p> <p>Searching – Basic searching Techniques, Tree Searching.</p> <p>Trees - Text Book -1-Chapter – 5.1-5.3, 5.5, 7.1, 7.2</p>
Module-5
<p>Hashing – Introduction, Static Hashing, Dynamic Hashing</p> <p>Text Book 3 -8.1 – 8.3</p> <p>Graphs - Graph representation, Elementary graph operations, Minimum cost spanning Trees – Kruskal's Algorithm, Prim's algorithm</p> <p>Text Book 3 - 6.1, 6.2, 6.3.1, 6.3.2</p>
<p>Course Outcomes (COs) (Course Skill Set)</p> <p>At the end of the course, the student will be able to:</p> <ol style="list-style-type: none"> 1. Master the implementation and application of key data structures in programming. 2. Demonstrate the ability to analyze algorithm efficiency and optimize code. 3. Solve complex problems by applying algorithmic strategies and techniques. 4. Design and implement algorithms for tasks involving searching, sorting, and graph traversal. 5. Utilize data structures and algorithms to enhance software performance and scalability

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination (SEE):

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

Suggested Learning Resources:

TEXT BOOKS:

1. Data Structures using C and C++, Yedidyah, Augenstein, Tannenbaum, 2nd Edition, Pearson Education, 2007.
2. Data Structures using C, Reema Thareja, 2nd Edition, Oxford University Press, 2011
3. Fundamentals of Data structures in C, 2nd Edition, Horowitz, Sahni, Anderson freed Universities Press, 2008

REFERENCE BOOKS:

1. Reema Thareja, Computer fundamentals and programming in C, second edition, Oxford University Press.
2. Gilberg and Forouzan, Data Structures: A Pseudo-code approach with C, 2nd Ed, Cengage Learning, 2014.

Web links and Video Lectures (e-Resources):

- <https://archive.nptel.ac.in/courses/106/102/106102064/>
- <https://archive.nptel.ac.in/courses/106/106/106106127/>
- <https://nptel.ac.in/courses/106102064>
- <http://elearning.vtu.ac.in/econtent/courses/video/CSE/06CS35.html>
- <https://nptel.ac.in/courses/106/105/106105171/>
- <http://www.nptelvideos.in/2012/11/data-structures-and-algorithms.html>
- <http://elearning.vtu.ac.in/econtent/courses/video/CSE/06CS43.html>
- <https://nptel.ac.in/courses/106/101/106101060/>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Real world problem solving using group discussion.

- Back/Forward stacks on browsers.
- Undo/Redo stacks in Excel or Word.
- Linked list representation of real-world queues -Music player, image viewer
- Real world problem solving and puzzles using group discussion. E.g., Fake coin identification, Peasant, wolf, goat, cabbage puzzle, Königsberg bridge puzzle etc.,
 - Demonstration of solution to a problem through programming.

Assessment Details(both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation(CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and these test shall be conducted after the 14th week of the semester.
- In each test, write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation(SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University. All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the question slot prepared by the internal/external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, write up-20%, Conduction procedure and result -60%, Viva-voce 20% of maximum marks. SEE of practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

Textbooks:

- Data Structures using C, Reema Thareja, 2nd Edition, Oxford University Press, 2011
- Introduction to the Design and Analysis of Algorithms, Anany Levitin: 2nd Edition, 2009. Pearson.
- Online Courses:
 - Coursera: "Algorithms" by Princeton University (taught by Robert Sedgewick and Kevin Wayne).
 - edX: "Algorithmic Design and Techniques" (offered by UC San Diego and Higher School of Economics).
- Websites and Online Resources:
 - Geeks for Geeks: Offers a wide range of tutorials, practice problems, and coding challenges related to data structures and algorithms.
 - Leet Code: Provides coding challenges that are frequently asked in technical interviews and cover a

variety of algorithmic concepts.

- Hacker Rank: Offers coding challenges and competitions with a focus on algorithms and data structures.
- Top Coder: Provides algorithmic challenges and competitions for practicing and improving problem-solving skills.
- YouTube Channels:
 - My code school: Offers video tutorials on various data structures and algorithms topics.
 - The Coding Train: Provides interactive coding tutorials on algorithms and data structures.
- Coding Platforms:
 - Code forces: Offers competitive programming challenges to improve algorithmic problem-solving skills.
 - Hackerearth: Provides coding competitions and challenges along with tutorials and practice problems.

Microcontrollers Lab		Semester	4
CourseCode	BECL456A	CIEMarks	50
TeachingHours/Week(L:T:P)	0:0:2	SEEMarks	50
Credits	01	TotalMarks	100
		ExamHours	2
Examination type(SEE)	Practical		
Course objectives: This course will enable students to:			
<ul style="list-style-type: none">Understand the basic programming of Microcontrollers.Develop the 8051 Microcontroller-based programs for various applications using Assembly Language & C Programming.Program 8051 Microcontroller to control an external hardware using suitable I/O ports.			
Note	Execute the following experiments by using Keil Microvision Simulator (any 8051 Microcontroller can be chosen as the target) and Hardware Interfacing Programs using 8051 Trainer Kit.		
Sl.No	I. Assembly Language Programming		
Data Transfer Programs:			
1	Write an ALP to move a block of n bytes of data from source (20h) to destination (40h) using Internal-RAM.		
2	Write an ALP to move a block of n bytes of data from source (2000h) to destination (2050h) using External RAM.		
3	Write an ALP To exchange the source block starting with address 20h, (Internal RAM) containing N (05) bytes of data with destination block starting with address 40h (Internal RAM).		
4	Write an ALP to exchange the source block starting with address 10h (Internal memory), containing n (06) bytes of data with destination block starting at location 00h (External memory).		
Arithmetic & Logical Operation Programs:			
5	Write an ALP to add the byte in the RAM at 34h and 35h, store the result in the register R5 (LSB) and R6 (MSB), using Indirect Addressing Mode.		
6	Write an ALP to subtract the bytes in Internal RAM 34h & 35h store the result in register R5 (LSB) & R6 (MSB).		
7	Write an ALP to multiply two 8-bit numbers stored at 30h and 31h and store 16-bit result in 32h and 33h of Internal RAM.		
8	Write an ALP to perform division operation on 8-bit number by 8-bit number.		
9	Write an ALP to separate positive and negative in a given array.		
10	Write an ALP to separate even or odd elements in a given array.		
11	Write an ALP to arrange the numbers in Ascending & Descending order.		
12	Write an ALP to find Largest & Smallest number from a given array starting from 20h & store it in Internal Memory location 40h.		
Counter Operation Programs:			
13	Write an ALP for Decimal UP-Counter.		
14	Write an ALP for Decimal DOWN-Counter.		
15	Write an ALP for Hexadecimal UP-Counter.		
16	Write an ALP for Hexadecimal DOWN-Counter.		
II. C Programming			
1	Write an 8051 C program to find the sum of first 10 Integer Numbers.		
2	Write an 8051 C program to find Factorial of a given number.		
3	Write an 8051 C program to find the Square of a number (1 to 10) using Look-Up Table.		
4	Write an 8051 C program to count the number of Ones and Zeros in two consecutive memory locations.		
III. Hardware Interfacing Programs			
1	Write an 8051 C Program to rotate stepper motor in Clock & Anti-Clockwise direction.		
2	Write an 8051 C program to Generate Sine & Square waveforms using DAC interface.		

Course outcomes (Course Skill Set): At the end of the course the student will be able to:

1. Write a Assembly Language/C programs in 8051 for solving simple problems that manipulate input data using different instructions.
2. Develop Testing and experimental procedures on 8051 Microcontroller, Analyze their operation under different cases.
3. Develop programs for 8051 Microcontroller to implement real world problems.
4. Develop Microcontroller applications using external hardware interface.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Departments shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- **SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.**
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions slot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners). Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero. The minimum duration of SEE is 02 hours.

Suggested Learning Resources:

“The 8051 Microcontroller: Hardware, Software and Applications” ,V Udayashankara and M S Mallikarjuna Swamy, McGraw Hill Education,1st edition,2017.



This document was created with the Win2PDF "Print to PDF" printer available at

<https://www.win2pdf.com>

This version of Win2PDF 10 is for evaluation and non-commercial use only.

Visit <https://www.win2pdf.com/trial/> for a 30 day trial license.

This page will not be added after purchasing Win2PDF.

<https://www.win2pdf.com/purchase/>

PROGRAMMABLE LOGIC CONTROLLER (PLC)		Semester	IV
Course Code	BEC456B	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	1:0:0:0	SEE Marks	50
Total Hours of Pedagogy	14 to 16 hours	Total Marks	100
Credits	01	Exam Hours	01
Examination type (SEE)	Theory		
Course objectives: This course will enable student to <ul style="list-style-type: none">To understand the need for automation in the industry with basic controller mechanisms involved.To study programming concepts to achieve the desired goal or to define the various steps involved in the automation.To understand programming involved with basic subroutine functions.To make use of the internal hardware circuits of automation circuit to control the devices during various states by monitoring the timers and counters.To handle the data of the I/O devices to interface the data with the controller and auxiliary devices.			
Teaching-Learning Process (General Instructions) These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes. <ol style="list-style-type: none">Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.Show Video/animation films to explain evolution of communication technologies.Encourage collaborative (Group) Learning in the class.Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking.Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
Module-1			
Introduction: Programmable logic controller (PLC), role in automation (SCADA), advantages and disadvantages, hardware, internal architecture, sourcing and sinking (Textbook 1: 1.1 to 1.4) I/O devices and Processing: list of input and output devices, examples of applications. I/O processing, input/output units, signal conditioning, remote connections, networks, processing inputs I/O addresses. (TextBook1: 2.1 to 2.3 and 4.1 to 4.7).			
Module-2			
Programming: Ladder programming- ladder diagrams, logic functions, latching, multiple outputs, entering programs, functional blocks, program examples like location of stop and emergency switches. (TextBook1: 5.1 to 5.7).			
Module-3			
Programming Methods: Instruction Lists- Ladder programs and Instruction lists, Branch codes, Programming Examples- Signal lamp-valve operation task. Sequential Function Charts- Branching and convergence. (TextBook1: 6.1 to 6.3).			
Module-4			
Internal Relays: ladder programs, battery-backed relays, one-shot operation, set and reset, master control relay (TextBook1: 7.1 to 7.6). Timers and counters: Types of timers, ON and OFF- delay timers, pulse timers, forms of counter, programming, up and down counters. (TexBook1: 9.1 to 9.6).			
Module-5			

Shift register and data handling: shift registers, ladder programs, registers and bits, data handling, arithmetic functions. **(TextBook1: 11.1 to 11.2 and 12.1 to 12.3)**

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

1. Describe the PLC and how to construct PLC ladder diagrams.
2. Illustrate an application with programming.
3. Describe characteristics of registers and conversion examples.
4. Apply PLC functions to timing and counting applications.
5. Analyse the analog operation of PLC and demonstrate the robot applications with PLC.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned.
- The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course **(duration 01 hours)**.

1. SEE paper shall be set for 50 questions, each of the 01 marks. The pattern of the question paper is MCQ (multiple choice questions).
2. The time allotted for SEE is 01 hour. The student has to secure a minimum of 35% of the maximum marks meant for SEE.

Suggested Learning Resources:

Textbooks:

1. Programmable Logic controllers-W Bolton, 5th edition/6th edition, Elsevier- newness, 2009/2015.
2. Programmable logic controllers - principles and applications"-John W. Webb, Ronald A Reiss, Pearson education, 5th edition, 2007.

Reference Books:



- 1 Programmable Logic Controllers"- E. A Paar, 3rd Edition, An Engineers Guide. Newness, 2003.
- 2 "Introduction to Programmable Logic Controller"- Garry Dunning, 3rd Edition, Thomson Asia Pte Ltd. Publication, 2006
- 3 "PLCs & SCADA - Theory and Practice"- Rajesh Mehra, Vikrant Vij, 2nd Edition, Laxmi publication, 2017
- 4 "PLC Programming for Industrial Automation"- Kevin Collins, 1st Edition, Kindle, 2016


Activity Based Learning (Suggested Activities in Class)/ Practical Based learning.

- Quiz and Seminars


Octave Programming			
Course Code	BECL456C	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	0:0:2	SEE Marks	50
Total Hours of Pedagogy	12 Sessions	Total	100
Credits	01	Exam Hours	02
<i>*Additional One hour may be considered for instructions if required</i>			
Course objectives: <ul style="list-style-type: none"> • Apply theoretical knowledge of Octave programming to practical programming tasks. • Gain hands-on experience in implementing and debugging octave Programming through coding exercises and projects. 			
Course Syllabus : Basic data structures in Octave – Vectors, Matrices, Cell Arrays. Special vecors. Linear sampling and logarithmic sampling. Accessing elements of vectors, matrices, and matrices. Mathematical operations on vectors and matrices. Addition, Multiplication, Subtraction, Division, Power, Square-Root, trigonometric operations. Dot Products and Cross Products of Vectors. Matrix multiplication, matrix inverse and matrix transpose operations. Finding eigen values and vectors of a square matrix. Finding the solution of a system of linear equations. Linear programming and integer linear programming using glpk. Plotting in Octave. Subplots, Stem Plots, Semilog and Log-log plots. Packages in Matlab – symbolic, signal processing, control. Applications of Octave to solve problems in Electrical engineering, Electronics engineering, Control Systems, Signals and Systems/Signal Processing.			
SL.NO	Experiments		
1	(a) Define the following matrices using Octave <ol style="list-style-type: none"> A 4x4 identity matrix A 4x4 matrix of zeros A 4x4 matrix of ones The matrix U4 defined below. $\begin{bmatrix} 1 & 2 & 3 & 4 \\ 2 & 3 & 1 & 4 \\ 1 & 3 & 2 & 4 \\ 4 & 3 & 1 & 2 \end{bmatrix}$ Matrix D4 defined below. It is also called the Hadamard matrix of dimension 4. $\begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & -1 & 1 & -1 \\ 1 & 1 & -1 & -1 \\ 1 & -1 & -1 & 1 \end{bmatrix}$ Matrix H4 defined below $\mathbf{H}_4 = \frac{1}{\sqrt{4}} \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & 1 & -1 & -1 \\ \sqrt{2} & -\sqrt{2} & 0 & 0 \\ 0 & 0 & \sqrt{2} & -\sqrt{2} \end{bmatrix}$ A 4x4 magic square G4 A 4x4 matrix of random numbers selected from the range {-1,0,1}. A 4x4 matrix of random numbers in the range 0 to 1. (b) <ol style="list-style-type: none"> How can you generate a 4x4 matrix of all 2's? Find the transpose of U4. Multiply D4 by its transpose and obtain the resulting matrix. How is 		

	<p>related to the identify matrix?</p> <ul style="list-style-type: none"> (iv) Find the inverse of H_4 and verify that it is the inverse. (v) What is the determinant of D_4? (vi) Extract the diagonal elements of H_4. (vii) How can you reshape the elements of D_4 into a 2×8 matrix? (viii) What is the magic sum of a 4×4 matrix? How can you verify that G_4 is indeed a magic square? (ix) The matrix D_4 mentioned above is a 4×4 matrix. We wish to extract the sub-matrix consisting of rows 1 and 4 and columns 1 and 4. [In other words, the four corners of D_4.] Show Octave code for generating the submatrix SM. (x) Check if the H_4 and D_4 are orthogonal matrices.
2	<p>You will have learnt Kirchhoff's current and voltage laws to solve the voltages and currents in a DC circuit. Given a circuit with n loops, we can write down n equations in n unknowns (loop currents). Alternately, given a circuit with n nodes, we can write down n equations in n unknowns (node voltages). These linear equations can be solved using Octave.</p> <p>(a) Write down the KCL and KVL for the following circuit and solve the node voltages and currents. Assume that V_s is 100V.</p> <div style="text-align: center;"> </div> <ul style="list-style-type: none"> (b) Find the total power dissipated in the circuit. (c) Find the total power supplied by the voltage source. (d) Challenge – Instead of hardcoding the values of the resistors and the voltage source, can you allow the user to input R_1, R_2, R_3, R_4, R_5, and V_s? Develop a complete Octave script which reads in the values of circuit parameters and prints the node voltages, node currents, and power dissipation. (e) Variations of the above exercises can be given to the students. For example, a resistor can be included in series with V_s. Alternately, a different circuit from a text book can be given. You can also change the problem by specifying the current through one of the resistors and asking the user to solve for V_s.
3	<ul style="list-style-type: none"> (a) Consider the RC circuit shown in the figure below. Plot the voltage across C and the charging current through C when the switch is turned on. (b) What is the rise time of the capacitor voltage?

	
4	 <p>(a) The figure shows a diode-based rectifier. The diode conducts only when the input voltage is positive. Assume that it is an ideal diode. Plot the half-wave rectified waveform if the input to the rectifier is a 50-Hz sine wave of 200V RMS. Plot the output waveform for four cycles of the input.</p> <p>(b) Find the average of the Halfwave-rectified output in Octave and verify your answer using the formula for the average output.</p> <p>(c) Plot the output of a full-wave rectifier.</p> <p>(d) Find the RMS value of the Fullwave-rectified output in Octave and verify your answer using the formula for the RMS value.</p> <p>(e) Assume that the input voltage is $2\sin(500t)$ V and that the diode has a cut-in voltage of 0.6V. Plot the half-wave and full-wave rectified waveforms and find their average and RMS values.</p>
5	<p>You have studied that any periodic signal of frequency f can be decomposed into a sum of sine and cosine waveforms whose frequencies are integral multiples of f. The resulting series is called the Fourier series. Consider the following equation.</p> $x(t) = \frac{4}{\pi} \times \sum_{k=1}^n \sin(2\pi f(2k-1)t)$ <p>(a) Write an Octave program to read f and n and plot $x(t)$. What does $x(t)$ resemble?</p> <p>(b) How can you modify $x(t)$ to generate a square waveform of frequency f, but whose amplitude goes from 0 to 2?</p> <p>(c) Generate $x(t)$ assuming that the square wave goes from -1 to 1 and has a frequency of 1 kHz. Take 100 samples in each period. Perform an FFT analysis of $x(t)$.</p>
6	<p>(a) Given Z parameters, obtain the Y parameters using a function called Z2Y(). Given Y parameters, obtain the Z parameters using a function called Y2Z().</p> <p>(b) Find the Z and Y parameters for the T-network</p>



(c) Find the Z and Y parameters for the Delta. Assume that all resistors are 15 Ohms.



(d) Find the T-equivalent of the Delta network above.

(e) Find the T-equivalent of the Delta network above. Let the T network have the resistors Z_b, Z_c, Z_a .

7

- Represent the number 65 as an unsigned integer using fewest number of bits
- Represent the number -65 as a signed magnitude integer using the fewest number of bits
- Represent the number -65 as a one's complement number using fewest number of bits
- Represent the number -65 as a two's complement number using the fewest number of bits
- Represent the number 1965 in hexadecimal
- Find the decimal equivalent of the hexadecimal number ABCDh
- Assume that "10010101" is a binary number. Interpret it as an unsigned number and convert it to decimal.
- Memory is organized in terms of bytes. When a 32-bit number is read from a memory, 4 bytes have to be read. Suppose the bytes are stored as follows at location A in the memory. In the little-endian representation, the bytes will be organized into a 32-bit register as shown. Write a function which converts a 32-bit number from big-endian to little-endian format.

MEM LOC M	00h	03	02	01	00
MEM LOC M+1	01h	Little Endian			
MEM LOC M+2	02h	<div> <div>00</div> <div>01</div> <div>02</div> <div>03</div> </div> Big Endian			
MEM LOC M+3	03h				
MEM LOC M+4	04h				
...	...				

8

A series circuit consists of resistance R , inductance L and capacitance C . A sinusoidal voltage of $V \sin(\omega t)$ is applied to the series circuit. Assume $V=100$. Plot the current in the circuit and the input voltage for the following cases.

- $\omega=1000$, $R=5 \text{ ohm}$, $L=1 \text{ mH}$, $C=200 \mu\text{F}$; is the current leading or lagging? What is the power dissipation in the circuit?
- $\omega=10000$, $R=5 \text{ ohm}$, $L=1 \text{ mH}$, $C=200 \mu\text{F}$; is the current leading or lagging? What is the power dissipation in the circuit?
- The resonant frequency ω_0 , $R=5 \text{ ohm}$, $L=1 \text{ mH}$, $C=200 \mu\text{F}$. What is the phase difference between the voltage and current? What is the value of ω ? What is the power dissipation?

	Write a function to plot the voltage and current. Take the inputs R, L, and C from the user.
9	<p>(a) Consider the circuit shown below and determine the inductance L and capacitance C.</p> <p>(b) Plot the impedance of the RLC circuit shown in the figure as the frequency is varied from 0 to 10kHz.</p> <p>(c) Find the resonant frequency from the plot</p> <div data-bbox="713 508 1490 752" data-label="Diagram"> </div> <p>(a) Parallel RLC Circuit</p>
10	<p>Find the value of capacitor C to maximize the power transferred to the load. (The load includes the inductance.)</p> <div data-bbox="681 985 1048 1272" data-label="Diagram"> </div> <p>Course outcomes (Course Skill Set): At the end of the course the student will be able to:</p> <ul style="list-style-type: none"> ● Develop proficiency in octave coding and debugging complex program flow. ● Understand the concepts of Matrices and apply the octave programming concepts to solve the Matrices. ● Acquire practical knowledge and apply the octave programming skills to solve Electric circuits. ● Develop a Octave program to analyze the continuous and discrete signals ● Understand the concept memory and to represent data and address using Octave Programming.
	<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).</p> <p>Continuous Internal Evaluation(CIE): CIE marks for the practical course is 50 Marks. The split-up of CIE marks for record/journal and test are in the ratio 60:40.</p> <ul style="list-style-type: none"> ● Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session. ● Record should contain all the specified experiments in the syllabus and each experiment

	<p>write-up will be evaluated for 10 marks.</p> <ul style="list-style-type: none"> • Total marks scored by the students are scaled down to 30 marks (60% of maximum marks). • Weightage to be given for neatness and submission of record/write-up on time. • Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and these test shall be conducted after the 14th week of the semester. • In each test, write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce. • The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book • The average of 02 tests is scaled down to 20 marks (40% of the maximum marks). <p>The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.</p>
	<p>Semester End Evaluation(SEE): SEE marks for the practical course is 50 Marks. SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University. All laboratory experiments are to be included for practical examination. (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. OR based on the course requirement evaluation rubrics shall be decided jointly by examiners. Students can pick one question (experiment) from the question slot prepared by the internal/external examiners jointly. Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, write up-20%, Conduction procedure and result -60%, Viva-voce 20% of maximum marks. SEE of practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners) Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours Rubrics suggested in Annexure-II of Regulation book</p>
	<p>Suggested Learning Resources: Textbooks: Dr. P.J.G. Long, Department of Engineering University of Cambridge, "Introduction to Octave," can be downloaded from octavetut.pdf (cam.ac.uk)</p>

Data Structures Lab using C			
Course Code	BECL456 D	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	0:0:2	SEE Marks	50
Total Hours of Pedagogy	15 Sessions	Total	10 0
Credits	01	Exam Hours	03
<i>*Additional One hour may be considered for instructions if required</i>			
Course objectives: <ul style="list-style-type: none">• Apply theoretical knowledge of data structures and algorithms to practical programming tasks.• Gain hands-on experience in implementing and debugging data structures and algorithms through coding exercises and projects.			
SL.N O	Experiments		
1	Write a C Program to create a Student record structure to store, N records, each record having the structure shown below: USN, Student Name and Semester. Write necessary functions a. To display all the records in the file. b. To search for a specific record based on the USN. In case the record is not found, suitable message should be displayed. Both the options in this case must be demonstrated. (Use pointer to structure for dynamic memory allocation)		
2	Write a C Program to construct a stack of integers and to perform the following operations on it: a. Push b. Pop c. Display The program should print appropriate messages for stack overflow, stack underflow, and stack empty.		
3	Write a C Program to convert and print a given valid parenthesized infix arithmetic expression to postfix expression. The expression consists of single character operands and the binary operators + (plus), - (minus), * (multiply) and / (divide).		
4	Write a C Program to simulate the working of a queue of integers using an array. Provide the following operations: a. Insert b. Delete c. Display		
5	Write a C Program using dynamic variables and pointers to construct a stack of integers using singly linked list and to perform the following operations: a. Push b. Pop c. Display The program should print appropriate messages for stack overflow and stack empty.		
6	Write a C Program to support the following operations on a doubly linked list where each node consists of integers: a. Create a doubly linked list by adding each node at the front. b. Insert a new node to the left of the node whose key value is read as an input c. Delete the node of a given data, if it is found, otherwise display appropriate message. d. Display the contents of the list. (Note: Only either (a,b and d) or (a, c and d) may be asked in the examination)		
7	Write a C Program a. To construct a binary search tree of integers. b. To traverse the tree using all the methods i.e., inorder, preorder and postorder. c. To display the elements in the tree.		
8	Write recursive C Programs for a. Searching an element on a given list of integers using the Binary Search method. b. Solving the Towers of Hanoi problem.		
9	Write a program to traverse a graph using BFS method. Write a program to check whether given graph is connected or not using DFS method.		
10	Design and develop a program in C that uses Hash Function $H:K \rightarrow L$ as $H(K)=K \bmod m$ (remainder method) and implement hashing technique to map a given key K to the address space L. Resolve the collision (if any) using linear probing		
Note: The students must be encouraged to create Leetcode account and work on Leetcode platform to improve the competency.			

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- Develop proficiency in coding and debugging complex algorithms and data structures.
- Acquire practical problem-solving skills by applying data structures and algorithms to real-world programming challenges.
- Develop a C program to perform arithmetic operation using data structure and operators.
- Understand the concept of graph theory and develop a C program for searching an element.
- Develop a C program to check the given graph is connected using different algorithms.

Assessment Details(both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation(CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and these test shall be conducted after the 14th week of the semester.
- In each test, write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation(SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University. All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the question slot prepared by the internal/external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, write up-20%, Conduction procedure and result -60%, Viva-voce 20% of maximum marks. SEE of practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero. The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

Textbooks:

- Data Structures using C, Reema Thareja, 2nd Edition, Oxford University Press, 2011
- Introduction to the Design and Analysis of Algorithms, Anany Levitin: 2nd Edition, 2009. Pearson.
- Online Courses:
 - Coursera: "Algorithms" by Princeton University (taught by Robert Sedgewick and Kevin Wayne).
 - edX: "Algorithmic Design and Techniques" (offered by UC San Diego and Higher School of Economics).
- Websites and Online Resources:
 - Geeks for Geeks: Offers a wide range of tutorials, practice problems, and coding challenges related to data structures and algorithms.
 - Leet Code: Provides coding challenges that are frequently asked in technical interviews and cover a

variety of algorithmic concepts.

- Hacker Rank: Offers coding challenges and competitions with a focus on algorithms and data structures.
- Top Coder: Provides algorithmic challenges and competitions for practicing and improving problem-solving skills.
- YouTube Channels:
 - My code school: Offers video tutorials on various data structures and algorithms topics.
 - The Coding Train: Provides interactive coding tutorials on algorithms and data structures.
- Coding Platforms:
 - Code forces: Offers competitive programming challenges to improve algorithmic problem-solving skills.
 - Hackerearth: Provides coding competitions and challenges along with tutorials and practice problems.

<p align="center">B. E. (EC / TC) Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – V</p>			
Technological Innovation and Management Entrepreneurship			
Course Code	BEC501	CIE Marks	50
Number of Lecture Hours/Week	03	SEE Marks	50
Total Number of Lecture Hours	40 (08 Hours / Module)	Exam Hours	03
CREDITS-03			
<p>Course Learning Objectives: This course will enable students to:</p> <ul style="list-style-type: none"> • Understand basic skills of Management • Understand the need for Entrepreneurs and their skills. • Identify the Management functions and Social responsibilities. • Understand economic development, creativity and Innovation. • Understand the Ideation Process, creation of Business Model, Feasibility Study and sources of funding. 			
MODULE-1			RBT Level
<p>Management: Nature and Functions of Management – Importance, Definition, Management Functions, Levels of Management, Roles of Manager, Managerial Skills, Management & Administration, Management as a Science, Art & Profession (Selected topics of Chapter 1, Text1).</p> <p>Planning: Planning-Nature, Importance, Types, Steps and Limitations of Planning; Decision Making – Meaning, Types and Steps in Decision Making (Selected topics from Chapters 4 & 5, Text 1).</p>			L1,L2
MODULE-2			
<p>Organizing and Staffing: Organization-Meaning, Characteristics, Process of Organizing, Principles of Organizing, Span of Management (meaning and importance only), Departmentalization, Committees-Meaning, Types of Committees; Centralization Vs Decentralization of Authority and Responsibility; Staffing-Need and Importance, Recruitment and Selection Process (Selected topics from Chapters 7, 8 & 11,Text 1).</p> <p>Directing and Controlling: Meaning and Requirements of Effective Direction, Giving Orders; Motivation-Nature of Motivation, Motivation Theories (Maslow's Need-Hierarchy Theory and Herzberg's Two Factor Theory); Communication – Meaning, Importance and Purposes of Communication; Leadership-Meaning, Characteristics, Behavioural Approach of Leadership; Coordination-Meaning, Types, Techniques of Coordination; Controlling – Meaning, Need for Control System, Benefits of Control, Essentials of Effective Control System, Steps in Control Process (Selected topics from Chapters 15 to 18 and 9, Text 1).</p>			L1,L2
MODULE-3			
<p>Social Responsibilities of Business: Meaning of Social Responsibility, Social Responsibilities of Business towards Different Groups, Social Audit, Business Ethics and Corporate Governance (Selected topics from Chapter 3, Text 1).</p> <p>Entrepreneurship: Definition of Entrepreneur, Importance of Entrepreneurship, concepts of Entrepreneurship, Characteristics of successful Entrepreneur, Classification of Entrepreneurs, Myths of Entrepreneurship, Entrepreneurial Development models, Entrepreneurial development cycle, Problems faced by Entrepreneurs and capacity building for Entrepreneurship (Selected topics from Chapter 2, Text 2).</p>			L1,L2
MODULE-4			

<p>Modern Small Business Enterprises: Role of Small Scale Industries, Impact of Globalization and WTO on SSIs, Concepts and definitions of SSI Enterprises, Government policy and development of the Small Scale sector in India, Growth and Performance of Small Scale Industries in India, Sickness in SSI sector, Problems for Small Scale Industries, Ancillary Industry and Tiny Industry (Definition only) (Selected topics from Chapter1, Text 2).</p> <p>Idea Generation and Feasibility Analysis- Idea Generation; Creativity and Innovation; Identification of Business Opportunities; Market Entry Strategies; Marketing Feasibility; Financial Feasibilities; Political Feasibilities; Economic Feasibility; Social and Legal Feasibilities; Technical Feasibilities; Managerial Feasibility, Location and Other Utilities Feasibilities.(Selected topics from Chapter 6(Page No. 111-117) & Chapter 7(Page No. 140-142), Text 2)</p>	<p>L1,L2</p>
<p align="center">MODULE-5</p>	
<p>Business model – Meaning, designing, analyzing and improvising; Business Plan – Meaning, Scope and Need; Financial, Marketing, Human Resource and Production/Service Plan; Business plan Formats; Project report preparation and presentation; Why some Business Plan fails? (Selected topics from Chapter 8 (Page No 159-164, Text 2)</p> <p>Financing and How to start a Business? Financial opportunity identification; Banking sources; Nonbanking Institutions and Agencies; Venture Capital – Meaning and Role in Entrepreneurship; Government Schemes for funding business; Pre launch, Launch and Post launch requirements; Procedure for getting License and Registration; Challenges and Difficulties in Starting an Enterprise (Selected topics from Chapter 7(Page No 147-149), Chapter 5 (Page No 93-99) & Chapter 8(Page No. 166-172) Text 2)</p> <p>Project Design and Network Analysis: Introduction, Importance of Network Analysis, Origin of PERT and CPM, Network, Network Techniques, Need for Network Techniques, Steps in PERT, CPM, Advantages, Limitations and Differences.(Selected topics from Chapters 20, Text 3).</p>	<p>L1,L2, L3</p>
<p>Course Outcomes: After studying this course, students will be able to:</p> <ol style="list-style-type: none"> 1. Understand the fundamental concepts of Management and Entrepreneurship and opportunities in order to setup a business 2. Describe the functions of Managers, Entrepreneurs and their social responsibilities 3. Understand the components in developing a business plan, along with the integration of CSR-Corporate Social Responsibility. 4. Describe the importance of small scale industries in economic development and institutional support to start a small scale industry and understand the concepts of Creativity and Innovation and Identification of Business Opportunities. 5. Awareness about various sources of funding and institutions supporting entrepreneurs 	
<p>Text Books:</p> <ol style="list-style-type: none"> 1. Principles of Management – P.C Tripathi, P.N Reddy, McGraw Hill Education, 6th Edition, 2017. ISBN-13:978-93-5260-535-4. 2. Entrepreneurship Development Small Business Enterprises- Poornima M Charantimath, Pearson Education 2008, ISBN 978-81-7758-260-4. 3. Dynamics of Entrepreneurial Development and Management by Vasant Desai. HPH 2007, ISBN: 978-81-8488-801-2. 4. Robert D. Hisrich, Mathew J. Manimala, Michael P Peters and Dean A. Shepherd, “Entrepreneurship”, 8th Edition, Tata Mc-graw Hill Publishing Co.ltd.-new Delhi, 2012. 	
<p>Reference Book:</p> <ol style="list-style-type: none"> 1. Essentials of Management: An International, Innovation and Leadership perspective by Harold Koontz, Heinz Weihrich McGraw Hill Education, 10th Edition 2016. ISBN- 978-93-392-2286-4. 	

Digital Signal Processing		Semester	5
Course Code	BEC502	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	3 Hours
Examination nature (SEE)	Theory		
Course objectives: 1. Preparation: To prepare students with fundamental knowledge/ overview in the field of Digital Signal Processing 2. Core Competence: To equip students with a basic foundation of Signal Processing by delivering the basics of Discrete Fourier Transforms, their properties, efficient computations & the design of digital filters.			
Teaching-Learning Process (General Instructions) These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes. 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. 2. Show Video/animation films to explain the different concepts of Digital Signal Processing 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in a multiple representation. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes. 10. Give Programming Assignments.			
MODULE-1			
Introduction: Signals, Systems and Signal Processing, Classification of Signals, The Concept of Frequency in Continuous Time and Discrete Time Sinusoidal Signals. [Text1: 1.1, 1.2, 1.3: 1.3.1, 1.3.2] Discrete Time Signals and Systems: Discrete Time Signals, Discrete Time Systems, Analysis of Discrete Time Linear Time Invariant Systems. [Text 1: 2.1.1, 2.1.2, 2.2.1, 2.2.2, 2.2.3, 2.3.1, 2.3.2, 2.3.3, 2.3.5]			
MODULE-2			
Z-Transforms: The z-Transform, Properties of the z-Transform (Statements only), The System Function of a Linear Time Invariant system. Text1: 3.1, 3.2, 3.3.3. The Discrete Fourier Transform: Frequency Domain sampling and Reconstruction of Discrete Time Signals, The DFT, The DFT as Linear Transformation. Properties of DFT: Periodicity, Linearity and Symmetry for real valued sequence, Multiplication of two DFTs and Circular Convolution. [Text1: 7.1.1, 7.1.2, 7.1.3, 7.2: 7.2.1, 7.2.2]			
MODULE-3			
DFT Properties: Time reversal of a sequence, Circular Time shift of a sequence, Circular frequency shift, Complex conjugate property, Multiplication of two sequences, Parseval's theorem. Linear Filtering Methods based on the DFT. (Text 1: 7.3). Efficient Computation of the DFT- FFT Algorithms: Direct Computation of the DFT, Radix-2 FFT Algorithms: computation of DFT and IDFT in decimation in time. [Text1: 8.1: 8.1.1, 8.1.3].			
MODULE-4			

Design of FIR Filters: Characteristics of practical frequency-selective filters, Symmetric and Antisymmetric FIR filters, Design of Linear-phase FIR (low pass and High pass) filters using windows - Rectangular, Bartlett, Hanning, Hamming and Blackman windows. Structure for FIR Systems: Direct form and Cascade form.
[Text1: 10.1.2, 10.2.1, 10.2.2]

MODULE-5

IIR Filter Design: Infinite Impulse response Filter Format, Bilinear Transformation Design Method, Analog Filters using Low pass prototype transformation, Normalized Butterworth Functions, Bilinear Transformation and Frequency Warping, Bilinear Transformation Design Procedure, Digital Butterworth Filter Design (Lowpass and Highpass) using BLT. Realization of IIR Filters in Direct form I and II.
[Text2: 8.1, 8.2, 8.3 (Butterworth filter design), 8.8.1]

PRACTICAL COMPONENT OF IPCC

List of Programs to be implemented & executed using any programming languages like **Moku:Go/ MATLAB/OCTAVE (but not limited to)**

Sl.NO	Experiments
1	Program to generate the following discrete time signals. a) Unit sample sequence, b) Unit step sequence, c) Exponential sequence, d) Sinusoidal sequence, e) Random sequence
2	Program to perform the following operations on signals. a) Signal addition, b) Signal multiplication, c) Scaling, d) Shifting, e) Folding
3	Program to perform convolution of two given sequences (without using built-in function) and display the signals.
4	Consider a causal system $y(n) = 0.9y(n-1) + x(n)$. a) Determine $H(z)$ and sketch its pole zero plot. b) Plot $ H(e^{j\omega}) $ and $\angle H(e^{j\omega})$ c) Determine the impulse response $h(n)$.
5	Computation of N point DFT of a given sequence (without using built-in function) and to plot the magnitude and phase spectrum.
6	Using the DFT and IDFT, compute the following for any two given sequences a) Circular convolution b) Linear convolution
7	Verification of Linearity property, circular time shift property & circular frequency shift property of DFT.
8	Develop decimation in time radix-2 FFT algorithm without using built-in functions.
9	Design and implementation of digital low pass FIR filter using a window to meet the given specifications
10	Design and implementation of digital high pass FIR filter using a window to meet the given specifications
11	Design and implementation of digital IIR Butterworth low pass filter to meet the given specifications.
12	Design and implementation of digital IIR Butterworth high pass filter to meet the given specifications

Course outcomes (Course Skill Set):

At the end of the course, the student will be able to:

- Analyse the different types of signals and systems used in digital signal processing.
- Compute the response of an LTI system using time and frequency domain techniques.
- Develop algorithms for the efficient computations of DFT and IDFT.
- Design of digital FIR filters for the given specifications using different window methods.
- Design of digital IIR digital filters using bilinear transformation method.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

The IPCC means the practical portion integrated with the theory of the course. CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.

CIE for the theory component of the IPCC

- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 22OB4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.
- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks**).
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (**duration 02/03 hours**) after completion of all the experiments shall be conducted for 50 marks and scaled down to **10 marks**.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.
- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100)

in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.
<p>Suggested Learning Resources:</p> <p>Text Books:</p> <ol style="list-style-type: none"> 1. Proakis & Manolakis, "Digital Signal Processing - Principles Algorithms & Applications", 4th Edition, Pearson education, New Delhi, 2007. ISBN: 81-317-1000-9. 2. Li Tan, Jean Jiang, "Digital Signal processing - Fundamentals and Applications", Academic Press, 2013, ISBN: 978-0-12-415893. 3. Vinay K. Ingle, John G Proakis , "Digital Signal Processing Using MATLAB, A problem Solving Companion", Cengage Learning, 2018, ISBN: 93-86668-11-4 <p>Reference Books:</p> <ol style="list-style-type: none"> 1. Simon Haykin and Barry Van Veen, "Signals and Systems", 2nd Edition, 2008, Wiley India. ISBN9971-51- 239-4. 2. Sanjit K Mitra, "Digital Signal Processing, A Computer Based Approach", 4th Edition, McGraw Hill Education, 2017. ISBN:978-1-25-909858 3. Oppenheim & Schaffer, "Discrete Time Signal Processing", PHI, 2003. 4. D Ganesh Rao and Vineeth P Gejji, "Digital Signal Processing" Cengage India Private Limited, 2017, ISBN: 9386858231 <p>Web links and Video Lectures (e-Resources):</p> <ol style="list-style-type: none"> 1. Digital Signal processing, https://nptel.ac.in/courses/117102060 <p>Activity Based Learning (Suggested Activities in Class)/ Practical Based learning Programming Assignments / Mini Projects can be given to improve programming skills</p>

DIGITAL COMMUNICATION		Semester	5
Course Code	BEC503	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	4:0:0:0	SEE Marks	50
Total Hours of Pedagogy	50 Hours	Total Marks	100
Credits	04	Exam Hours	3 Hours
Examination type (SEE)	Theory		
Course objectives: <ul style="list-style-type: none">• Understand the concept of signal processing of digital data and signal conversion to symbols at the transmitter and receiver.• Compute performance metrics and parameters for symbol processing and recovery in ideal and corrupted channel conditions.• Understand the principles of spread spectrum communications.• Understand the basic principles of information theory and various source coding techniques.• Build a comprehensive knowledge about various Source and Channel Coding techniques.• Discuss the different types of errors and error detection and controlling codes used in the communication channel.• Understand the concepts of convolution codes and analyze the code words using time domain and transform domain approach.			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none">1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.2. Arrange visits to nearby PSUs such as BHEL, BEL, ISRO, etc., and small-scale communication industries.3. Show Video/animation films to explain the functioning of various modulation techniques, Channel, and source coding.4. Encourage collaborative (Group) Learning in the class5. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize & analyze information rather than simply recall it.7. Topics will be introduced in multiple representations.8. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.9. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
Module-1			
Bandpass Signals to Equivalent Lowpass: Hilbert Transform, Pre-envelopes, Complex envelopes of Band-pass Signals, Canonical Representation of Bandpass signals. Signalling over AWGN Channels- Introduction, Geometric representation of signals, Gram- Schmidt Orthogonalization procedure, Conversion of the continuous AWGN channel into a vector channel , Optimum receivers using coherent detection: ML Decoding, Correlation receiver, matched filter receiver.			
Module-2			
Digital Modulation Techniques: Phase shift Keying techniques using coherent detection: generation, detection and error probabilities of BPSK and QPSK, M-ary PSK, M-ary QAM. Frequency shift keying techniques using Coherent detection: BFSK generation, detection and error probability. BFSK using Noncoherent Detection, Differential Phase Shift Keying.			
Module-3			

Information theory: Introduction, Entropy, Source Coding Theorem, Lossless Data Compression Algorithms, Discrete Memoryless Channels, Mutual Information, Channel capacity, Channel Coding Theorem, Information Capacity Law (Statement).
Module-4
Error Control Coding: Error Control Using Forward error Correction, Linear Block Codes: Definitions, Matrix Descriptions, Syndrome and its properties, Minimum distance Considerations, Syndrome Decoding, Hamming Codes. Cyclic Codes: Properties, Generator and Parity Check Polynomial and matrices, Encoding, Syndrome computation, Examples.
Module-5
Convolutional Codes: Convolutional Encoder, Code tree, Trellis Graph and State graph, Recursive systematic Convolutional codes, Optimum decoding of Convolutional codes, Maximum Likelihood Decoding of Convolutional codes: The Viterbi Algorithm, Examples.
Course outcome (Course Skill Set) At the end of the course, the student will be able to : <ol style="list-style-type: none"> 1. Apply the concept of signal conversion to vectors in communication transmission and reception. 2. Perform the mathematical analysis of digital communication systems for different modulation techniques. 3. Apply the Source coding and Channel coding principles for the discrete memoryless channels. 4. Compute the codewords for the error correction and detection of a digital data using Linear Block Code, Cyclic Codes and Convolution Codes. 5. Design encoding and decoding circuits for Linear Block Code, Cyclic Codes and Convolution Codes.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:**Text Book**

1. Simon Haykin, "Digital Communication Systems", John Wiley & sons, 2014, ISBN 978-81- 265-4231-4.

Reference Books

1. B.P Lathi, Zhi Ding, "Modern Digital and Analog Communication Systems", 4th Edition, Oxford University press, ISBN: 9780198073802, 2017
2. K Sam Shanmugam, "Digital and analog communication systems", Wiley India Pvt. Ltd, 2017, ISBN: 978-81-265-3680-1,.
3. K.N Hari Bhat, D. Ganesh Rao, "Information Theory and Coding", Cengage Learning India Pvt Ltd, 2017, ISBN: 93-866-5092-4,.

Web links and Video Lectures (e-Resources):
1. Principles of Communication Systems Part II, https://onlinecourses.nptel.ac.in/noc19_ee47/preview
Activity Based Learning (Suggested Activities in Class)/ Practical Based learning
1. Experiential Learning by using free and open source software's SCILAB or OCTAVE or Python

Intelligent Systems and Machine Learning Algorithms		Semester	5
Course Code	BEC515A	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	THEORY		
Course objectives: This course will enable students to: <ul style="list-style-type: none">• Gain a historical perspective of AI and its foundations.• Become familiar with basic principles of AI toward Problem-Solving• Get to know approaches of inference, perception, knowledge representation, and learning• Define Machine Learning and understand the basic theory underlying machine learning.• Differentiate supervised, unsupervised, and reinforcement learning			
Teaching-Learning Process (General Instructions) These are sample Strategies teachers can use to accelerate the attainment of the various course outcomes. <ol style="list-style-type: none">1. Lecture method (L) does not mean only traditional lecture method; different teaching methods may be adopted to develop the outcomes.2. Encourage collaborative (Group) Learning in the class.3. Ask at least three HOTS (Higher Order Thinking) questions in the class, which promotes criticalthinking.4. Adopt Problem-Based Learning (PBL), which fosters students’ Analytical skills, and develops thinking skillssuch as evaluating, generalizing, and analyzing information rather than simply recalling it.5. Topics will be introduced in a multiple representation.6. Show the different ways to solve the same problem and encourage the students to come up withcreative ways to solve them.7. Discuss how every concept can be applied to the real world and when that's possible, it helps improve the student's understanding.8. Adopt the Flipped class technique by sharing the materials/Sample Videos before the class and having discussions on the topic in the succeeding classes.			
Module-1			
Introduction: What is AI? Foundations and History of AI Intelligent Agents: Agents and environment, Concept of Rationality, The nature of environment, The structure of agents.			
Text book 1: Chapter 1- 1.1, 1.2, 1.3 Chapter 2- 2.1, 2.2, 2.3, 2.4			
Module-2			
Problem-solving: Problem-solving agents, Example problems, Searching for Solutions Uninformed Search Strategies: Breadth First search, Depth First Search, Iterative deepening depth first search;			
Text book 1: Chapter 3- 3.1, 3.2, 3.3, 3.4			
Module-3			

Informed Search Strategies: Heuristic functions, Greedy best first search, A*search. Heuristic Functions Logical Agents: Knowledge-based agents, The Wumpus world, Logic, Propositional logic, Reasoning patterns in Propositional Logic

Text book 1: Chapter 3-3.5,3.6 Chapter 4 – 4.1, 4.2 Chapter 7- 7.1, 7.2, 7.3, 7.4, 7.5

Module-4
<p>Introduction: Machine learning Landscape: what is ML?, Why, Types of ML, main challenges of ML Concept learning and Learning Problems – Designing Learning systems, Perspectives and Issues – Concept Learning – Find S-Version Spaces and Candidate Elimination Algorithm – Remarks on VS- Inductive bias.</p> <p>Text book 3: Chapter 1, Textbook 4:Chapter 1 and 2</p>
Module-5
<p>End-to-end Machine learning Project: Working with real data, Look at the big picture, Get the data, Discover and visualize the data, Prepare the data, select and train the model, Fine tune your model. Classification: MNIST, training a Binary classifier, performance measure, multiclass classification, error analysis, multi-label classification, multi-output classification</p> <p>Textbook 4: Chapter 2, Chapter 3</p>
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course, the student will be able to:</p> <p>CO1. Apply knowledge of agent architecture, searching, and reasoning techniques for different Applications.</p> <p>CO 2. Compare various Searching and Inferencing Techniques.</p> <p>CO 3. Develop knowledge base sentences using propositional logic and first-order logic</p> <p>CO 4. Understand the concept of Machine Learning and Concept Learning.</p> <p>CO 5. Apply the concept of ML and various classification methods in a project</p>

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

The Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by the University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.

Suggested Learning Resources:

Text Book:

1. Stuart J. Russell and Peter Norvig , Artificial Intelligence, 3rd Edition, Pearson, 2015
2. Elaine Rich, Kevin Knight, Artificial Intelligence, 3rd Edition, Tata McGraw Hill, 2013.
3. Tom M. Mitchell, Machine Learning, McGraw-Hill Education, 2013
4. Aurelien Geron, Hands-on Machine Learning with Scikit-Learn & Tensor Flow , O'Reilly, Shroff Publishers and Distributors Pvt. Ltd 2019.

Reference Books:

1. George F Luger, Artificial Intelligence Structure and strategies for complex, Pearson Education, 5th Edition, 2011
2. Nils J. Nilsson, Principles of Artificial Intelligence, Elsevier, 1980
3. Saroj Kaushik, Artificial Intelligence, Cengage learning, 2014.

<ol style="list-style-type: none"> 4. Ethem Alpaydin, Introduction to Machine Learning, PHI Learning Pvt. Ltd, 2nd Ed., 2013 5. T. Hastie, R. Tibshirani, J. H. Friedman, The Elements of Statistical Learning, Springer, 1st edition, 2001 6. Machine Learning using Python, Manaranjan Pradhan, U Dinesh Kumar, Wiley, 2019 7. Machine Learning, Saikat Dutt, Subramanian Chandramouli, Amit Kumar Das, Pearson, 2020
Web links and Video Lectures (e-Resources):
<ul style="list-style-type: none"> • NPTEL Video lectures: https://nptel.ac.in/courses/106105077 • NPTEL Video lectures: https://nptel.ac.in/courses/106102220 • https://archive.nptel.ac.in/courses/106/105/106105152 • https://archive.nptel.ac.in/courses/106/106/106106202 • https://nptel.ac.in/domains/discipline/106?course=106_0
Activity-Based Learning (Suggested Activities in Class)/Practical-Based Learning <ul style="list-style-type: none"> • Group Discussion/Quiz • Mini projects.
•

Digital Switching and Finite Automata Theory			
Course Code	BEC515B	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	42	Total Marks	100
Credits	3	Exam Hours	3
Course objectives: <ol style="list-style-type: none"> 1. To understand the basics of switching theory, including combinational logic design and testing. 2. To learn finite-state machine design and testing, essential for modeling computational processes. 3. To illustrate methods for logic synthesis and optimization, crucial for efficient digital system design. 4. To understand the modern topics such as CMOS gates, logic design for emerging nanotechnologies, digital system testing, and asynchronous circuit design 5. To assess the practical examples to reinforce the learning and application concepts 			
Teaching-Learning Process (General Instructions) These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes. <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class. 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking. 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in multiple representations. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
Logic design: Design with basic logic gates, Logic design with integrated circuits, NAND and NOR circuits, Design of high-speed adders, Metal-oxide semiconductor (MOS) transistors and gates(5.1 to 5.6 of Text1) Threshold Logic: Introductory Concepts: Threshold element, capabilities and limitations of threshold logic, Elementary Properties, Synthesis of Threshold networks: Unate functions, Identification and realization of threshold functions, The map as a tool in synthesizing threshold networks. (Sections 7.1, 7.2 of Text 1)			
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, RBT Level: L1, L2, L3		

Module-2	
Testing for Combinational circuits Fault models, Structural testing, IDDQ testing, Delay fault testing, Synthesis for testability, Testing for nanotechnologies (8.1 to 8.6 of Text1)	
Teaching-Learning Process	Chalk and talk method, Power point presentation, YouTube videos, RBT Level: L1, L2, L3
Module-3	
Finite-state machines: Introduction to synchronous sequential circuits and iterative networks, Sequential circuits – introductory example, The finite-state model – basic definitions, Memory elements and their excitation functions, Synthesis of synchronous sequential circuits, An example of a computing machine, Iterative networks (9.1 to 9.6 of Text1) Capabilities, minimization, and transformation of sequential machines The finite-state model – further definitions, Capabilities and limitations of finite-state machines State equivalence and machine minimization, Simplification of incompletely specified machines (10.1 to 10.4 Text1)	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos RBT Level: L1, L2, L3
Module-4	
Asynchronous sequential circuits: Modes of operation, Hazards, Synthesis of SIC fundamental-mode circuits. Structure of Sequential Machines: Introductory example, State assignment using partitions: closed partitions, The lattice of closed partitions, Reduction of output dependency, Input dependence and autonomous clocks, Covers and generation of closed partitions by state splitting: Covers, The implication graph, An application of state splitting to parallel decomposition. (Section 11.1, 11.2, 11.3, 12.1, 12.2, 12.3, 12.4, 12.5, 12.6 of Text1)	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, RBT Level: L1, L2, L3
Module-5	
Memory, definiteness, and information loss lessness of finite automata Memory span with respect to input–output sequences (finite-memory machines), Memory span with respect to input sequences (definite machines), Memory span with respect to output sequences, Information-lossless machines(14.1 to 14.4 of Text1)	
Teaching-Learning Process	Chalk and talk method/Power point presentation, YouTube videos RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to: 1. Make use of mapping tool to synthesize threshold logic 2. Analyze effects of hazards and fault diagnosis in digital logical circuits 3. Examine the capabilities of Finite State Machines by minimization Procedures 4. Model the structures of sequential machines 5. Develop the methods of state identification and fault detection 6. Design the fault detection algorithm	

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
 1. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:**Text Books:**

1. Switching and Finite Automata Theory – Zvi Kohavi and Niraj K. Jha, Cambridge University press, 3rd edition, 2010.

Reference Books:

2. Introduction to switching theory and logic design Fredriac J. Hill, Gerald Peterson, 3rd edition,
3. Fault Tolerant and Fault Testable Hardware Design-Parag K Lala, Prentice Hall Inc. 1985.
4. Digital Circuits and Logic Design. -Charles Roth Jr, Larry L. Kinney, Cengage Learning, 2014, ISBN: 978-1-133-62847-7.

Web links and Video Lectures (e-Resources)

https://onlinecourses.nptel.ac.in/noc20_cs67

https://onlinecourses.nptel.ac.in/noc24_cs61

Data Structures using C++		Semester	5
Course Code	BEC515C	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		
Course objectives: <ul style="list-style-type: none">• Learn the Basic Concepts of C++• Describe the concepts of Pointers and Arrays• Concepts of Data Structures• Understanding of the implementation of a linked list and Algorithms			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none">1. Online coding platforms can be used to execute programs2. Mobile applications can be used to execute the codes.3. Presentation of concepts			
Module-1			
UNIT-I: Software Engineering Principles And C++ Classes <p>Software Life Cycle, Software Development Phase, Classes. Page No. 1-7, 17-33 OOD: Inheritance, Polymorphism, Templates Page No. 60-78,84-112</p>			
UNIT-II: Pointers & Array based Lists <p>Pointer Data Type and Pointer Variables, Classes & Pointers, Inheritance Pointers &Virtual functions, Abstract Classes & Pure Virtual functions, Array Based Lists Page No. 131-183</p>			
Module-2			
UNIT-III: Linked Lists &Stacks <p>Linked List, Linked List as an ADT, Unordered Linked List, ordered Linked List, Doubly Linked Lists Page No. 265-320 Stack: Stacks, Implementation of Stacks as Arrays , Linked Implementation of Stacks Page No. 395-428</p>			
Module-3			
UNIT-IV: Queues and Algorithms <p>Queue Operations, Implementation of Queues as Arrays, Linked Implementation of Queues, STL class queue, Priority Queues, Application of Queues: Simulation. Page No. 451-490 Search Algorithms, Hashing, Sorting Algorithms: Selection sort, Insertion sort, Shell Sort. Page No. 497-524,533-550</p>			
Module-4			
UNIT-V: Binary Trees and B-Trees <p>Binary Trees, Binary Tree Traversal, Binary Search Trees, Binary Search Tree: Analysis, Non-recursive Binary Tree Traversal Algorithms, Binary Tree Traversal and Functions as Parameters, AVL (Height-Balanced) Trees, B-Trees Page No. 599-675</p>			

Module-5
<p>UNIT-VI: Graphs Introduction, Graph Definitions and Notations, Graph Representation, Operations on Graphs, Graphs as ADTs, Graph Traversals, Shortest Path Algorithm, Minimum Spanning Tree, Topological Order, Euler Circuits Page No.685-721</p>
<p>Course outcome (Course Skill Set) At the end of the course, the student will be able to :</p> <ol style="list-style-type: none"> 1. Distinguish between procedures and object-oriented programming. 2. Apply advanced data structure strategies for exploring complex data structures. 3. Compare and contrast various data structures and design techniques in Performance. 4. Implement data structure algorithms through C++. Incorporate data structures into the applications such as binary search trees, AVL, and B Trees 5. Implement all data structures like stacks, queues, trees, lists, and graphs and compare their Performance and trade-offs. <p>Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation:</p> <ul style="list-style-type: none"> • There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component. • Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks • Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks) • The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by the University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Text Book:

1.D.S.Malik - Data Structures using C++2nd Edition.

Reference Book

1. Sartaj Sahni – Data Structures, Algorithms, and Applications in C++ 2nd Edition

Web links and Video Lectures (e-Resources):

- <https://nptel.ac.in/courses/106106127>
- <https://nptel.ac.in/courses/106102064>
- <https://nptel.ac.in/courses/106106133>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Students Can use Mobile applications/Online compilers/Code blocks to execute the programs and check output for different cases.

Satellite and Optical Communication		Semester	V
Course Code	BEC515D	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	50	Total Marks	100
Credits	03	Exam Hours	
Examination type (SEE)	Theory/practical/Viva-Voce /Term-work/Others		
Course objectives: <ul style="list-style-type: none">Understand the basic principle of satellite orbits and trajectories.Study of electronic systems associated with a satellite and the earth station.Understand the various technologies associated with the communication satellite.Learn the basic principle of optical fiber communication with different modes of light propagation.Understand the transmission characteristics and losses, optical components and its applications in optical communication.			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none">Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.Show Video/animation films to explain the functioning of various techniques.Encourage collaborative (Group) Learning in the class.Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking.Adopt Problem Based Learning (PBL), which fosters students’ Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.Topics will be introduced in multiple representations.Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
Module-1			
Satellite Orbits and Trajectories: Definition, Basic Principles, Orbital parameters, Injection velocity and satellite trajectory, Types of Satellite orbits, Orbital perturbations, Satellite stabilization, Orbital effects on satellite’s performance, Eclipses, Look angles: Azimuth angle, Elevation angle. [Text 1: 2.1,2.2,2.3,2.4,2.5,3.3,3.4,3.5,3.6,3.7] L1, L2			
Module-2			
Satellite subsystem: Power supply subsystem, Attitude and Orbit control, Tracking, Telemetry and command subsystem, Payload.			
Earth Station: Types of earth station, Architecture, Design considerations, Testing, Earth station Hardware, Satellite tracking.			
[Text 1: 4.1,4.5,4.6,4.7,4.8, 8.1,8.2,8.3,8.4,8.5,8.6,8.7] L1, L2			
Module-3			

<p>Communication Satellites: Introduction, Related Applications, Frequency Bands, Payloads, Satellite Vs. Terrestrial Networks, Satellite Telephony, Satellite Television, Satellite radio, Regional satellite Systems, National Satellite Systems.</p> <p>[Text 1: 9.1,9.2,9.3,9.4,9.5,9.6,9.7,9.8,9.10]</p> <p style="text-align: right;">L1, L2</p>
<p>Module-4</p>
<p>Optical Fiber Structures: Optical Fiber Modes and Configurations, Mode theory for circular waveguides, Single mode fibers, Fiber materials. Attenuation and Dispersion: Attenuation, Absorption, Scattering Losses, Bending loss, Signal Dispersion: Modal delay, Group delay, Material dispersion. [Text 2 : 2.3[2.3.1 to 2.3.4], 2.4[2.4.1, 2.4.2],2.5, 2.7],3.1, 3.2 L1, L2, L3</p>
<p>Module-5</p>
<p>Optical Sources and detectors: Light Emitting Diode: LED Structures, Light source materials, Quantum efficiency and LED power, Laser Diodes: Modes and threshold conditions, Rate equations, External quantum efficiency, Resonant frequencies, Photodetectors: The pin Photodetector, Avalanche Photodiodes.</p> <p>WDM Concepts: Overview of WDM, Isolators and Circulators, Fiber grating filters (No derivation), Dielectric thin-film filters, Diffraction Gratings.</p> <p>[Text 2: 4.2 ,4.3, 6.1, 10.1, 10.3, 10.4, 10.5, 10.7]</p> <p style="text-align: right;">L1, L2</p>
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course, the student will be able to :</p> <ol style="list-style-type: none"> 1. Describe the satellite orbits and its trajectories with the definitions of parameters associated with it. 2. Describe the Electronic hardware systems associated with the satellite subsystem and earth station. 3. Describe the communication satellite with the focus on national satellite system. 4. Classification and characterization of optical fibers with different modes of signal propagation. 5. Describe the constructional features and the characteristics of optical fiber and optical devices used for signal transmission and reception.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:**Text Book:**

1. Anil K. Maini, Varsha Agrawal, Satellite Communications, Wiley India Pvt. Ltd., 2015, ISBN: 978-81-265-2071-8.
2. Gerd Keiser, Optical Fiber Communication, 5th Edition, McGraw Hill Education (India) Private Limited, 2016. ISBN:1-25-900687-5.

Reference Books :

1. Dennis Roddy, Satellite Communications, 4th Edition, McGraw- Hill International edition, 2006
2. Timothy Pratt, Charles Bostian, Jeremy Allnutt, Satellite Communications, 2nd Edition, Wiley India Pvt. Ltd , 2017, ISBN: 978-81-265-0833-4
3. John M Senior, Optical Fiber Communications, Principles and Practice, 3rd Edition, Pearson Education, 2010, ISBN:978-81-317-3266-3
4. Theodore Rappaport, Wireless Communications: Principles and Practice, 2nd Edition,

Prentice Hall Communications Engineering and Emerging Technologies Series, 2002, ISBN 0-13-042232-0.

Web links and Video Lectures (e-Resources):

- <https://nptel.ac.in/courses/117105131>
- [Basic Introduction To Satellite Communications | Satellite Communications - YouTube](#)
- [How Satellite Works \(Animation\) - YouTube](#)
- [Introduction video: Fiber Optic Communication Technology \(youtube.com\)](#)
- [Introduction \(youtube.com\)](#) (Introduction to Fiber optics)

Digital Communication Lab		Semester	5
Course Code	BECL504	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	01	Total SEE+CIE	100
		Exam Hours	2 Hours
Examination type (SEE)	Practical		
Course objectives:			
This laboratory course enables students to			
<ul style="list-style-type: none">• Design of basic digital modulation techniques using electronic hardware.• Simulation of vector computations and derive the orthonormal basis set using Gram Schmidt procedure.• Simulate the digital transmission and reception in AWGN channel• Simulate the digital modulations using software and display the signals and its vector representations.• Implement the source coding algorithms using a suitable software platform.• Simulate the channel coding techniques and perform decoding for error detection and correction.			
Sl.NO	Experiments		
Hardware Experiments			
1	Generation and demodulation of the Amplitude Shift Keying signal.		
2	Generation and demodulation of the Phase Shift Keying signal.		
3	Generation and demodulation of the Frequency Shift Keying signal.		
4	Generation of DPSK signal and detection of data using DPSK transmitter and receiver.		
Simulation Experiments (Use MUKU:GO / MATLAB / Scilab /LabVIEW or any other suitable software)			
5	Gram-Schmidt Orthogonalization: To find orthogonal basis vectors for the given set of vectors and plot the orthonormal vectors.		
6	Simulation of binary baseband signals using a rectangular pulse and estimate the BER for AWGN channel using matched filter receiver.		
7	Perform the QPSK Modulation and demodulation. Display the signal and its constellation.		
8	Generate 16-QAM Modulation and obtain the QAM constellation.		
9	Encoding and Decoding of Huffman code.		
10	Encoding and Decoding of binary data using a Hamming code.		
11	For a given data, use CRC-CCITT polynomial to obtain the CRC code. Verify for the cases, a) Without error b) With error		
12	Encoding and Decoding of Convolution code		

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

1. Design the basic digital modulation and demodulation circuits for different engineering applications.
2. Design of optimum communication receivers for AWGN channels.
3. Illustration of different digital modulations using the signals and its equivalent vector representations.
4. Implement the source coding and channel coding procedures using suitable software.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

- SEE marks for the practical course are 50 Marks.
- **SEE shall be conducted by the two examiners. One from the same institute as an internal examiner and another from a different institute as an external examiner, appointed by the university.**
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall

be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

1. B. P Lathi, Zhi Ding, "Modern Digital and Analog Communication Systems" 4th Edition, Oxford University Press, 2017, ISBN:978-0-19-947628-2
2. Herbert Taub, Donald L Schilling, Goutam Saha, "Principles of Communication Systems", Mc Graw Hill Education, 2013, ISBN: 978-1-25-902985-1.

Microwave Engineering and Antenna Theory		Semester	7
Course Code	BEC701	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	3 Hours
Examination nature (SEE)	Theory		
Course objectives: This course will enable students to: <div><div>1. Describe the microwave properties and its transmission media.</div><div>2. Describe the microwave devices for several applications.</div><div>3. Understand the basic concepts of antenna theory.</div><div>4. Identify antenna types for specific applications.</div></div>			
Teaching-Learning Process (General Instructions) The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following: <div><div>1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.</div><div>2. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking</div><div>3. Adopt Problem Based Learning (PBL), which fosters students’ analytical skills, develop thinking skills such as the ability to evaluate, generalize & analyze information rather than simply recall it.</div><div>4. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.</div><div>5. Using videos for demonstration of the fundamental principles to students for better understanding of concepts.</div><div>6. Demonstration of microwave devices and Antennas in the lab environment where students can study them in real time.</div></div>			
MODULE-1			
Microwave Sources: Introduction, Gunn Diode (Text 2: 7.1,7.1.1,7.1.2) Microwave transmission lines: Microwave frequencies, Microwave devices, Microwave systems. Transmission line equations and solutions, Reflection Coefficient and Transmission Coefficient. Standing wave and standing wave ratio. Smith chart, Single stub matching. Text 2: 0.1, 0.2, 0.3, 3.1, 3.2, 3.3, 3.5, 3.6 (except double stub matching)			
Teaching-Learning Process	Chalk and Talk would be helpful for the quantitative analysis. Videos of the Basic principles of the devices would help students to grasp better. RBT Level: L1, L2, L3		
MODULE-2			
Microwave Network Theory: Introduction, S matrix representation of multi-port networks (Text 1: 6.1, 6.3, 6.3.1, 6.3.2) Microwave passive devices: Coaxial connectors and Adapters, Attenuators, Phase shifters, waveguide Tees, Magic Tee, Circulator, Isolator. (Text 1: 6.4.2, 6.4.14, 6.4.15, 6.4.16, 6.4.17 A, B)			

Teaching-Learning	Chalk and Talk, PowerPoint Presentation
MODULE-3	
Strip Lines: Introduction, Microstrip lines, Parallel Strip lines (Text 2: 11.1,11.2) Antenna Basics: Introduction, Basic Antenna Parameters, Patterns, Beam Area, Radiation Intensity, Beam efficiency, Directivity and Gain, Antenna Aperture Effective height, Bandwidth, Radio communication Link, Antenna Field Zones (Text 3: 2.1-2.7, 2.9-2.11, 2.13).	
Teaching-Learning Process	Chalk and talk method, Power point presentation and videos. RBT Level: L1, L2, L3
MODULE-4	
Point sources and arrays: Introduction, Point Sources, Power patterns, Power theorem, Radiation Intensity, Arrays of 2 isotropic point sources, Pattern multiplication, Linear arrays of n Isotropic sources of equal amplitude and Spacing. (Text 3: 5.1-5.6, 5.9, 5.13) Electric Dipole: Introduction, Short Electric dipole, Fields of a short dipole. Radiation resistance of a short dipole. Thin linear antenna (field analysis). (Text 3: 6.1-6.5)	
Teaching-Learning Process	Chalk and talk method, Power point presentation and videos. RBT Level: L1, L2, L3
MODULE-5	
Loop and Horn antenna: Introduction: Small loop, Comparison of far fields of small loop and short dipole. Radiation resistance of small loop, Horn Antennas, Rectangular antennas. (Text 3: 7.1,7.2, 7.4, 7.6, 7.7, 7.8, 7.19, 7.20) Antenna Types: Yagi Uda array, Parabolic Reflector, Microstrip Antennas, Features of Microstrip Antennas, (Text 3: 8.8, 9.5, 14.1,14.2)	
Teaching-Learning Process	Chalk and talk method, Power point presentation and videos. RBT Level: L1, L2, L3

PRACTICAL COMPONENT OF IPCC

Sl.NO	Experiments
1	Measurement of frequency, guide wavelength, power and attenuation in a microwave Test bench.
2	Measurement of VSWR and reflection coefficient and attenuation in a microwave test bench setup
3	To measure unknown impedance using Smith chart through test bench setup.
4	Study of characteristics of E plane Tee / H plane Tee.
5	Study of characteristics of Magic Tee.
6	Determination of resonance characteristics of microstrip ring resonator and computation of dielectric constant of the substrate.
7	Coupling and Isolation characteristics of microstrip directional coupler.
8	Determination of power division of microstrip power divider.
9	To plot a 2D and 3D radiation pattern of dipole Antenna (Use any simulation software)
10	Obtain the radiation pattern of a Yagi-Uda Antenna array and calculate its directivity.

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

1. Describe the use and advantages of microwave transmission
2. Analyze various parameters related to transmission lines.
3. Identify microwave devices for several applications.
4. Analyze various antenna parameters and their significance in building the RF system.
5. Identify various antenna configurations for suitable applications.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

The IPCC means the practical portion integrated with the theory of the course. CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.

CIE for the theory component of the IPCC

- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 22OB4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.

- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks**).
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (**duration 02/03 hours**) after completion of all the experiments shall be conducted for 50 marks and scaled down to **10 marks**.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.

- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Text Books:

1. **Microwave Engineering -Annapurna Das, Sisir K Das, TMH Publication, 2nd Edition, 2010.**
2. **Microwave Devices and Circuits – Samuel Y Liao, Pearson Education.**
3. **Antennas and Wave Propagation -John D Krauss, Ronald J Marhefka, Ahmad S Khan, 4th Edition, McGraw Hill Education, 2013.**

Reference Books:

1. **Microwave Engineering -David M Pozar, John Wiley India Pvt Ltd., Pvt Ltd., 3rd edition, 2008.**
2. **Microwave Engineering-Sushrut Das, Oxford Higher Education, 2nd Edn, 2015.**
3. **Antennas and Wave Propagation- Harish and Sachidananda, Oxford University Press, 2007.**

Web links and Video Lectures (e-Resources):

1. https://www.tutorialspoint.com/antenna_theory/antenna_theory_horn.html
2. <http://www.antenna-theory.com/antennas/smallLoop.php>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve practical skills

COMPUTER NETWORKS & PROTOCOLS B.E., VII Semester, Electronics & Communication Engineering [As per Choice Based Credit System (CBCS) Scheme]			
Course Code	BEC702	CIE Marks	50
Teaching Hours/Week (L: T: P: S)	(3:0:2:0)	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 13 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
Course objectives: This course will enable students to: *Understand the layering architecture of OSI reference model and TCP/IP protocolsuite. *Understand the protocols associated with each layer. *Learn the different networking architectures and their representations. * Learn the various routing techniques and the transport layer services.			
Teaching-Learning Process (General Instructions) These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes. <ul style="list-style-type: none"> Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing. Encourage collaborative (Group) Learning in the class . Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. Topics will be introduced in a multiple representation. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes. Give Programming Assignments. 			
Module-1			
Introduction: Data communication: Components, Data representation, Data flow, Networks: Network criteria, Physical Structures, Network types: LAN, WAN, Switching, The Internet.. Network Models: TCP/IP Protocol Suite: Layered Architecture, Layers in TCP/IP suite, Description of layers, Encapsulation and Decapsulation, Addressing, Multiplexing and Demultiplexing, The OSI Model: OSI Versus TCP/IP. Data-Link Layer: Introduction: Nodes and Links, Services, Two Categories' of link, Sublayers, Link Layer addressing: Types of addresses, ARP(1.1,1.2, 1.3.1to 1.3.4,2.2, 2.3 ,9.1, 9.2.1, 9.2.2)			

Teaching-Learning Process	Chalk and Talk, YouTube videos RBT Level: L1, L2, L3
Module-2	
Data Link Control (DLC) services: Framing, Flow and Error Control. Media Access Control: Random Access: ALOHA, CSMA, CSMA/CD, CSMA/CA. Connecting Devices: Hubs, Switches, Virtual LANs: Membership, Configuration, Communication between Switches, Advantages. Wired and Wireless LANs: Ethernet Protocol, Standard Ethernet. Introduction to wireless LAN: Architectural Comparison, Characteristics, Access Control. (11.1,12.1,13.1, 13.2.1 to 13.2.5,15.1,17.1,17.2)	
Teaching-Learning Process	Chalk and Talk, YouTube videos RBT Level: L1, L2, L3
Module-3	
Network Layer: Introduction, Network Layer services: Packetizing, Routing and Forwarding, Other services, Packet Switching: Datagram Approach, Virtual Circuit Approach, IPv4 Addresses: Address Space, Classful Addressing, Classless Addressing, DHCP, Network Address Resolution Network Layer Protocols: Internet Protocol (IP): Datagram Format, Fragmentation, Options, Security of IPv4 Datagrams. IPv6 addressing and Protocol. Unicast Routing: Introduction, Routing Algorithms: Distance Vector Routing, Link State Routing, Path vector routing. (18.1(excluding 18.1.3), 18.2, 18.4,19.1,20.1, 20.2,22.1 and 22.2)	
Teaching-Learning Process	Chalk and Talk, YouTube videos RBT Level: L1, L2, L3
Module-4	
Transport Layer: Introduction: Transport Layer Services, Connectionless and Connection oriented Protocols, Transport Layer Protocols: Simple protocol, Stop and wait protocol, Go-BackN Protocol, Selective repeat protocol, Piggybacking Transport-Layer Protocols in the Internet: User Datagram Protocol: User Datagram, UDP Services, UDP Applications, Transmission Control Protocol: TCP Services, TCP Features, Segment, Connection, State Transition diagram, Windows in TCP, Error control, TCP congestion control. (23.1, 23.2.1, 23.2.2, 23.2.3, 23.2.4, 23.2.5,24.2, 24.3.1, 24.3.2, 24.3.3, 24.3.4, 24.3.6, 24.3.8, 24.3.9)	
Teaching-Learning Process	Chalk and Talk, YouTube videos RBT Level: L1, L2, L3
Module-5	
Application Layer: Introduction: providing services, Application- layer paradigms, Standard Client Server Protocols: Hyper Text Transfer Protocol, FTP: Two connections, Control Connection, Data Connection, Electronic Mail: Architecture, Domain Name system: Name space, DNS in internet, Resolution, DNS Messages, Registrars, DDNS, security of DNS. Quality of Service (25.1, 26.1.2, 26.2, 26.3, 26.6, 30.1, 30.2.)	
Teaching-Learning Process	Chalk and Talk, YouTube videos RBT Level: L1, L2, L3
PRACTICAL COMPONENT OF IPCC	
Using suitable simulation software, demonstrate the operation of the following :	

Sl.No	Simulation experiments using NS2/ NS3/ OPNET/ NCTUNS/ NetSim/ QualNet or any other equivalent tool
1	Implement a point to point network with four nodes and duplex links between them. Analyze the network performance by setting the queue size and varying the bandwidth.
2	Implement a four node point to point network with links n0-n2, n1-n2 and n2-n3. Apply TCP agent between n0-n3 and UDP between n1-n3. Apply relevant applications over TCP and UDP agents changing the parameter and determine the number of packets sent by TCP/UDP.
3	Implement Ethernet LAN using n (6-10) nodes. Compare the throughput by changing the error rate and data rate.
4	Implement Ethernet LAN using n nodes and assign multiple traffic to the nodes and obtain congestion window for different sources/ destinations.
5	Implement ESS with transmission nodes in Wireless LAN and obtain the performance parameters.
6	Implementation of Link state routing algorithm
Implement the following using programming languages C/C++ etc.,	
7	Write a program for a HDLC frame to perform the following. i) Bit stuffing ii) Character stuffing.
8	Write a program for distance vector algorithm to find suitable path for transmission
9	Implement Dijkstra's algorithm to compute the shortest routing path.
10	For the given data, use CRC-CCITT polynomial to obtain CRC code. Verify the program for the cases : i) without error ii) with error
11	Implementation of Stop and Wait Protocol and Sliding Window Protocol
12	Write a program for congestion control using leaky bucket algorithm.
Course Outcomes At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Understand the concepts of networking thoroughly. 2. Identify the protocols and services of different layers. 3. Distinguish the basic network configurations and standards associated with each network. 4. Discuss and analyze the various applications that can be implemented on networks. 	

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

Two Tests each of **20 Marks (duration 01 hour)**

- First test at the end of 5th week of the semester
- Second test at the end of the 10th week of the semester

Two assignments each of **10 Marks**

- First assignment at the end of 4th week of the semester
- Second assignment at the end of 9th week of the semester

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (**duration 03 hours**) at the end of the 15th week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

The question paper will have ten questions. Each question is set for 20 marks.

There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured out of 100 will be scaled down to 50 marks.

Suggested Learning Resources:

Text Book:

Data Communications and Networking, Forouzan, 5th Edition, McGraw Hill, 2016 ISBN: 1-25-906475-3

Reference Books:

- 1.A.S Tanenbaum - Computer Networks, 4th Edition, PHI, 2003
- 2.Computer Networks, James J Kurose, Keith W Ross, Pearson Education,2013, ISBN: 0-273-76896-4
- 3.Introduction to Data Communication and Networking, Wayarles Tomasi, Pearson Education, 2007, ISBN:0130138282

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills.

Wireless Communication Systems		Semester	5
Course Code	BEC703	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	4:0:0:0	SEE Marks	50
Total Hours of Pedagogy	50 Hours	Total Marks	100
Credits	04	Exam Hours	3 Hours
Examination type (SEE)	Theory		
Course objectives: <ul style="list-style-type: none">Understand the concepts of signal propagation over wireless channelsUnderstand the multiple access techniques used in cellular communications standards.Understand the system architecture and layers of LTE based on the use of OFDMA and SC-FDMA principles.Understand the design and coding of MIMO wireless systems .			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none">Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.Show Video/animation films to explain the functioning of various modulation techniques, Channel, and source coding.Encourage collaborative (Group) Learning in the classAsk at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinkingAdopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize & analyze information rather than simply recall it.Topics will be introduced in multiple representations.Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
Module-1			
Principles of Wireless Communications: The Wireless Communication Environment, Modelling of wireless systems, System model for narrowband Signals, Rayleigh fading Wireless Channel. The Wireless Channel: Basics of Wireless Channel Modelling, Average Delay Spread in Outdoor Cellular Channels, Coherence bandwidth, Relation between ISI and Coherence Bandwidth, Doppler fading, Doppler Impact on a wireless Channel, Coherence Time. [Text1: 3.1 to 3.4, 4.1 to 4.7]			
Module-2			
Code Division for Multiple Access (CDMA): Basic CDMA Mechanism, Fundamentals of CDMA codes, Spreading Codes based on PN sequences, Correlation Properties of Random CDMA Spreading Sequences, Advantages of CDMA. Orthogonal Frequency Division Multiplexing (OFDM): Introduction, Motivation and Multicarrier basics, OFDM basics, OFDM Example, MIMO OFDM, OFDM Peak to Average Power ratio, SC-FDMA. [Text1: 5.1 to 5.5, 5.7, 7.1, 7.2, 7.3, 7.5, 7.7, 7.8]			
Module-3			
Evolution of Cellular Technologies: First Generation Cellular Systems, 2G Digital cellular systems – GSM and its Evolution, 3G Broadband Wireless Systems, Key Enabling Technologies and features of LTE, LTE Network Architecture. Frequency Domain Multiple Accesses: Multiple Access for OFDM Systems, Orthogonal Frequency Division Multiple Access, Single Carrier Frequency Division Multiple Access. [Text2: 1.2.1, 1.2.1.1, 1.2.2, 1.2.2.1, 1.2.3 (Only the mentioned sections and subsections), 1.4, 1.5, 4.1, 4.2, 4.3]			

Module-4
<p>Multiple Input Multiple Output Wireless Communications: Introduction to MIMO Communications, MIMO system Model, MIMO Zero Forcing Receiver, MIMO MMSE Receiver, Singular Value decomposition of MIMO Channel, SVD and MIMO capacity, Alamouti and Space-Time Codes, Nonlinear MIMO receiver: V-Blast, MIMO Beamforming.</p> <p>[Text1:6.1,6.2, 6.3, 6.4, 6.5, 6.6, 6.8, 6.9, 6.10]</p>
Module-5
<p>Overview and Channel Structure of LTE: Radio Interface Architecture, LTE Design principles, Network Architecture, Radio Interface Protocols, Hierarchical Structure of LTE: Logical Channels, transport Channels and Physical Channels, Channel mapping, Downlink OFDMA Radio resources, Physical Resource Blocks for OFDMA, Uplink SC-FDMA Radio resources.</p> <p>[Text2: 6.1 to 6.4]</p>
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course, the student will be able to :</p> <ol style="list-style-type: none"> 1. Describe the wireless channel models for slow and fast fading environment. 2. Understand the different multiple access technologies used in wireless communications. 3. Understand the system architecture and the functional standard specified in LTE 4G. 4. Describe the of MIMO transmitter and receiver process using coding examples.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 220B4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:**Text Book**

1. Aditya K Jagannatham, "Principles of Modern Wireless Communication systems, Theory and Practice ", Mc Graw Hill Education (India) Private Limited, 2017, ISBN 978-81- 265-4231-4.
2. Arunabha Ghosh, Jun Zhang, Jeffrey G. Andrews, Rias Muhamed, "Fundamentals of LTE", Pearson India Education Services Private Limited, 2018, ISBN: 978-93-530-6239-2.

Reference Books

1. T L Singal, "Wireless Communications", Mc Graw Hill Education (India) Private Limited, 2016, ISBN:978-0-07-068178-1
2. Theodore Rappaport, Wireless Communications: Principles and Practice, 2nd Edition, Prentice Hall Communications Engineering and Emerging Technologies Series, 2002, ISBN 0-13-042232-0.

<p>3. Gary Mullet, Introduction to Wireless Telecommunications Systems and Networks, First Edition, Cengage Learning India Pvt Ltd., 2006, ISBN - 13: 978-81-315-0559-5.</p>
<p>Web links and Video Lectures (e-Resources):</p>
<p>1. Advanced 3G and 4G wireless Mobile Communications:</p> <p>https://nptel.ac.in/courses/117104099</p>
<p>Activity Based Learning (Suggested Activities in Class)/ Practical Based learning</p> <p>1. Experiential Learning by using free and open source software's OCTAVE or Python</p>

Application Specific Integrated Circuit			
Course Code	BEC714A	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03(Theory)
Course Learning objectives: This course will enable students to: <ul style="list-style-type: none"> • Understand the ASIC design methodologies and programmable logic cells to implement a function on IC. • Analyze the back-end physical design flow, including partitioning, floor-planning, placement, and routing. • Understand performance evaluation parameters in FPGA and ASIC VLSI chip designs. 			
Module-1			
Introduction to ASICs: Full custom, Semi-custom and Programmable ASICs, ASIC Design flow, ASIC cell libraries. CMOS Logic: Data path Logic Cells: Data Path Elements, Adders: Carry skip, Carry bypass, Carry save, Carry select, Conditional sum, Multiplier (Booth encoding), Data path Operators, I/O cells, Cell Compilers.			
Text 1: [1.1,1.2,1.5,2.6,2.7,2.8]			RBT Levels: L2
Module-2			
ASIC Library Design: Logical effort: Predicting Delay, Logical area and logical efficiency, Logical paths, Multi-stage cells, Optimum delay and number of stages, library cell design. Programmable ASIC Logic Cells: MUX as Boolean function generators, Acted ACT: ACT 1, ACT 2 and ACT 3 Logic Modules, Xilinx LCA:XC3000 CLB, Altera FLEX and MAX, Programmable ASIC I/O Cells: Xilinx and Altera I/O Block			
Text 1: [3.3,3.4,5.1,5.2,5.3,5.4]			RBT Levels: L2, L3
Module-3			
Low-level design entry: Schematic entry: Hierarchical design, The cell library, Names, Schematic Icons & Symbols, Nets, Schematic Entry for ASICs, Connections, vectored instances & buses, Edit in place, attributes, Netlist screener. ASIC Construction: Physical Design, CAD Tools System partitioning, Estimating ASIC size. Partitioning: Goals and objectives, Constructive Partitioning, Iterative Partitioning Improvement, KL, FM and Look Ahead algorithms.			
Text 1: [9.1,15.2, 15.3, 15.4,15.7]			RBT Levels: L2, L3
Module-4			
Floor planning and placement: Goals and objectives, Measurement of delay in Floor planning, Floor planning tools, Channel definition, I/O and Power planning and Clock planning. Placement: Goals and Objectives, Min-cut Placement algorithm, Iterative Placement Improvement, Time driven placement methods, Physical Design Flow.			
Text 1: [16.1,16.2,16.3]			RBT Levels: L2, L3
Module-5			
Routing: Global Routing - Goals and objectives, Global Routing Methods, Global routing between blocks, Back-annotation. Detailed Routing - Goals and objectives, Measurement of Channel Density, Left-Edge Algorithm, Area-Routing Algorithms, Multilevel routing, Timing –Driven detailed routing, Final routing steps, Special Routing, Circuit extraction and DRC.			
Text 1: [17.1,17.2,17.3 , 17.4]			RBT Levels: L3, L4

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.

Suggested Learning Resources:**Text Books:**

1. Michael John Sebastian Smith, "Application - Specific Integrated Circuits", Addison- Wesley Professional, 2005
2. Khosrow Golshan Conexant Systems, Inc. 2007 Springer Science Business Media " Physical Design Essentials " An ASIC Design Implementation Perspective

Reference Books:

1. Neil H.E. Weste, David Harris, and Ayan Banerjee, "CMOS VLSI Design: A Circuits and Systems Perspective", Addison Wesley/ Pearson education 3rd edition, 2011
2. Vikram Arkalgud Chandrasetty, "VLSI Design: A Practical Guide for FPGA and ASIC Implementations" Springer, ISBN: 978-1-4614-1119-2. 2011
3. Rakesh Chadha, Bhasker J, "An ASIC Low Power Primer", Springer, ISBN: 978-14614-4270-7.

Web links and Video Lectures (e-Resources):

- <https://nptel.ac.in/>

Skill Development Activities Suggested

- **Activity Based Learning (Suggested Activities in Class)/ Practical Based learning**
- **Real world Problem Solving: Applying the ASIC front end and backend concepts.**

Course outcome (Course Skill Set)

At the end of the course the student will be able to :

Sl.No	Description	Blooms Level
CO1	Describe the concepts of ASIC design methodology, data path elements, logical effort	L2
CO2	Analyze the design of ASICs suitable for specific tasks, perform design entry and explain the physical design flow.	L3
CO3	Design data path elements for ASIC cell libraries and compute optimum path delay.	L3
CO4	Create floor plan including partition , routing using algorithms and EDA tools	L3,L4
CO5	Design CAD algorithms and explain how these concepts interact in ASIC design.	L3 ,L4

B. E. Electronics and Communication Engineering Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VII			
Computer and Network Security			
Course Code	BEC714B	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory	Total Marks	100
CREDITS – 03			
Course objectives: This course will enable students to: <ul style="list-style-type: none"> ● Preparation: To prepare students with fundamental knowledge/ overview in the field of Network Security with knowledge of security mechanisms and services, Vulnerabilities in the host machines. ● Core Competence: To equip students with a basic foundation on computer as well as network security by delivering the basics of malicious software, intrusion detection, vulnerability Analysis, auditing as well as securities related to network, system, user and programs 			
Teaching-Learning Process (General Instructions) These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes. <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. 2. Show Video/animation films to explain the different concepts of Digital Signal Processing 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in a multiple representation. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps to improve the students' understanding. 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes. 			
MODULE-1			RBTL Level
Attacks on Computers and Computer Security: Need for Security, Security Approaches, Principles of Security Types of Attacks. (Text2: Chapter1) Security Mechanisms, Services and Attacks, A model for Network security (Text1: Chapter1: 3, 4, 5, 6)			L1, L2, L3
MODULE-2			
Malicious Logic: Introduction, Trojan Horses, Computer Viruses, Computer Worms, Other Forms of Malicious Logic, Defenses (Text 3: Chapter 12) Vulnerability Analysis: Introduction, Penetration Studies, Vulnerability Classification, Frameworks (Text 3: Chapter 13)			L1, L2, L3
MODULE-3			

Auditing: Definitions, Anatomy of an Auditing System, Designing an Auditing System, A Posterior Design, Auditing Mechanisms, Examples, Audit Browsing (Text 3: Chapter 14) Intrusion Detection: Principles, Basic Intrusion Detection, Models, Architecture, Organization of Intrusion Detection Systems, Intrusion Response (Text 3: Chapter 15)	L1, L2, L3
MODULE-4	
Network Security: Introduction, Policy Development, Network Organization, Availability and Network Flooding, Anticipating Attacks (Text 3: Chapter 16) System Security: Introduction, Policy, Networks, Users, Authentication, Processes, Files, Retrospective (Text 3: Chapter 17)	L1, L2, L3
MODULE-5	
User Security: Policy, Access, Files and Devices, Processes, Electronic Communications (Text 3: Chapter 18) Program Security: Introduction, Requirements and Policy, Design, Refinement and Implementations (Text 3: Chapter 19: Section 1, 2, 3, 4)	L1, L2, L3
Course outcomes (Course Skill Set): At the end of the course, the student will be able to: <ul style="list-style-type: none"> • Explain the various types of attacks on computer and network security from malicious logic and intruders. • Explain how to analyze the various vulnerabilities in the system which can compromise the security. • Explain how auditing is essential to detect intrusion or suspicious activities in the system. • Explain the process involved to provide security with respect to network, system, user and program. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.	
Continuous Internal Evaluation: <ul style="list-style-type: none"> • There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component. • Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks. • Any two assignment methods mentioned in the 220B4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks). • The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks. 	
Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.	
Semester-End Examination:	

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Text Book

1. William Stallings, "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 6th Edition, 2014, ISBN: 978-93-325-1877-3
2. Atul Kahate, "Cryptography and Network Security", TMH, 2003.
3. Matt Bishop, Sathyanarayana S Venkatramanayya, "Introduction to Computer Security", Pearson Education, 2006, ISBN 81-7758-425-1

Reference Books

1. Cryptography and Network Security, Behrouz A Forouzan, TMH, 2007.

Web links and Video Lectures (e-Resources):

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

1. Experiential Learning by using free and open-source software's SCILAB or OCTAVE or Python

Automotive Electronics		Semester	7
Course Code	BEC714C	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		
Course objectives: This course will enable students to: <ul style="list-style-type: none">Understand the basics of automobile dynamics and design electronics to complement those featuresDesign and implement the electronics that attribute the reliability, safety, and smartness to automobile, providing add – on comforts			
Teaching-Learning Process (General Instructions) These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes. <ol style="list-style-type: none">Lecturer method (L) need not be only a traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.Use of Video/Animation to explain the functioning of various concepts.Encourage collaborative (Group Learning) Learning in the class.Ask at least three HOT (Higher Order Thinking) questions in the class, which promotes critical thinking.Adopt Problem Based Learning (PBL), which fosters students’ analytical skills and develops design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.Introduce Topics in manifold representations.Show the different ways to solve the same problem and encourage the students to devise creative ways to solve them.Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
Module-1			
Automotive Fundamentals Overview – Evolution of Automotive Electronics, Automobile Physical Configuration, Survey of Major Automotive systems, The Engine- Engine Block Cylinder Head, four stroke Cycle, Engine Control, Ignition System- Spark plug, High voltage circuit and distribution, spark pulse generation, ignition timing, diesel engine, Drive Train - Transmission, drive shaft, differential, suspension, brakes, steering system, starter battery operating principle. (Text1: Chapter1, Text 2: Pg. 407-410) The Basics of Electronic Engine Control - Motivation for Electronic Engine, control – exhaust emissions, fuel economy, concept of an electronic engine, control system, definition of general terms, definition of engine performance terms, engine mapping, effect of air/fuel ration, spark timing and EGR on performance, control strategy, electronic fuel control system, analysis of intake manifold pressure, electronic ignition. (Text1: Chapter 5)			

Module-2
<p>Automotive Sensors – Automotive control system applications of sensors and Actuators – Variables to be measured, airflow rate sensor, strain gauge MAP sensor, Hall Effect position sensor, Magnetic Reluctance Crankshaft position sensor, Throttle angle sensor, Engine coolant Temperature (ECT) Sensor, Exhaust Gas Oxygen (O₂ /EGO) Lambda sensors, piezoelectric Knock sensor (Text 1: Chapter 6)</p> <p>Automotive Engine Control Actuators – Solenoid, Fuel Injector, EGR actuator, Ignition system (Text 1: Chapter 6)</p>
Module-3
<p>Digital Engine Control System- Digital Engine control features, Control modes for fuel control (Seven Modes), EGR Control, Electronic Ignition control- closed loop ignition timing, spark advance correction scheme, Integrated engine control system- secondary air management, Evaporative Emissions, Canister Purge, automatic system adjustment, system diagnostics (Text 1: Chapter 7)</p> <p>Control Units – Operating conditions, Design, Data Processing, Programming, Digital modules in the Control Unit, Control Unit Software (Text 2: Pg. 196-207)</p>

Module-4
<p>Automotive Networking – Bus Stem- classification, Applications in the Vehicle, Coupling of networks, Examples of Networked Vehicles (Text 2: Pg. 85-91), Buses – CAN Bus, LIN Bus, MOST Bus, Bluetooth, Flex Ray, Diagnostic Interfaces (Text 2: Pg. 92-151)</p> <p>Vehicle Motion Control – Typical Cruise control system, Digital Cruise Control System, Digital Speed Sensor, Throttle Actuator, Cruise Control Configuration, Cruise Control Electronics (Digital Only), Antilock Brake System (ABS) (Text 1: Chapter 8)</p>
Module-5
<p>Automotive Diagnostics – Timing Light, Engine Analyzer, On-Board diagnostics, Off-Board diagnostics, Expert Systems, Occupant Protection Systems – Accelerometer based Air Bag Systems (Text1: Chapter10)</p> <p>Future Automotive Electronic Systems – Alternative Fuel Engines, Electric and Hybrid Vehicles, Fuel Cell Power Cars, Collision Avoidance Radar Warning Systems, Low tire pressure warning systems, Head Up Display, Speech Synthesis, Navigation- Navigation Sensors – Radio Navigation, Signpost Navigation, Dead reckoning navigation, Voice Recognition Cell phone Dialing, Advanced Cruise Control, Stability Augmentation, Automatic Driving Control (Text 1: Chapter 11)</p>
<p>Course Outcome (Course Skill Set)</p> <p>At the end of the course, students will be able to:</p> <ul style="list-style-type: none"> • Describe the basics of Automobile dynamics and design electronics. • Acquire an overview of automotive components, subsystems and basics of Electronic Engine Control in today's automotive industry. • Use available automotive sensors and actuators while interfacing with microcontrollers/microprocessors during automotive system design.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:**Text Books:**

1. William B Ribbens, "Understanding Automotive Electronics", 6th Edition, Elsevier Publishing.
2. Robert Bosch GmbH (Ed.), "Bosch Automotive Electrics and Automotive Electronics Systems and Components, Networking and Hybrid Drive", 5th edition, John Wiley & Sons Inc., 2007.

Web links and Video Lectures (e-Resources):

Related NPTEL Courses

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Real world problem solving using group discussion.
- Present animation for Car assembly
- Real world example of Automotive Electronics concepts.

Radar Communication		Semester	5
Course Code	BEC714D	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40 Hours	Total Marks	100
Credits	03	Exam Hours	3 Hours
Examination type (SEE)	Theory		
Course objectives: This Course will enable the students to <ul style="list-style-type: none">Understand the concepts of Radar, types of Radar and Applications.Understand the various measurements in Radar and Propagation of waves.Understand the various types of Radar and its functions.			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none">Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.Show Video/animation films to explain the functioning of various modulation techniques, Channel, and source coding.Encourage collaborative (Group) Learning in the classAsk at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinkingAdopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize & analyze information rather than simply recall it.Topics will be introduced in multiple representations.Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
Module-1			
Introduction to RADAR: Basic Radar, Simple Radar equation, Radar Block diagram, Radar Frequencies, Applications of Radar. The RADAR Equation: Detection of signals in Noise, Receiver Noise and SNR, Integration of Radar Pulses, Radar Cross section of Targets, Radar Cross section Fluctuations, Transmitter Power, Pulse Repetition Frequency, Antenna parameters, System Losses. [Text1: 1.1 to 1.5, 2.2, 2.3, 2.6 to 2.12]			
Module-2			
MTI and Pulse Doppler Radar: Introduction to Doppler and MTI Radar, Delay-Line Cancelers, Moving Target Detector, Pulse Doppler radar. Tracking Radar: Tracking with Radar, Mono-pulse tracking, Conical Scanning and Sequential Lobing, Tracking in Range, Comparison of Trackers. [Text1: 3.1, 3.2, 3.6, 3.9, 4.1, 4.2, 4.3, 4.6, 4.8]			
Module-3			
Information from Radar Signals: Introduction, Basic Radar Measurements, Accuracy of measurements. Radar Clutter: Introduction, Surface-Clutter Radar equation, Land clutter sea Clutter. Propagation of Radar Waves: Introduction, Scattering from Flat Earth, Scattering from the Round Earth's Surface, Atmospheric Refraction. [Text1: 6.1, 6.2, 6.3, 7.1 to 7.4, 8.1 to 8.4.]			
Module-4			

<p>Radar Transmitters: Introduction, Linear beam power tubes, solid state RF power sources.</p> <p>Radar Receiver: Fundamentals, Receiver Noise Figure, Super heterodyne receiver, Duplexer.</p> <p>[Text1: 10.1, 10.2, 10.3, 11.1 to 11.4]</p>
Module-5
<p>Synthetic Aperture Radar (SAR): Introduction, SAR History, General Description – Resolution, SAR Signal processing, Radar Equation of the SAR system, SAR system Design considerations.</p> <p>Over-the-Horizon Radar (OTHR): Introduction, Classification, Ionospheric effects, Ray path trajectories, Principles of OTHR systems.</p> <p>Secondary Surveillance Radar: Introduction, Principles of SSR, Deficiencies in SSR, Solution to deficiencies, Range performance in SSR.</p> <p>[Text-2: 9.1 to 9.6, 14.3 to 14.6, 15.1 to 15.5]</p>
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course, the student will be able to :</p> <ol style="list-style-type: none"> 1. Explain the principles of Radar. 2. Analyze the tracking in radar and modelling of Radars. 3. Analyze the limitations, interference and propagation of Radar waves. 4. Describe the Radar transmitter and receiver, and modern Radars.
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation:</p> <ul style="list-style-type: none"> • There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component. • Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks • Any two assignment methods mentioned in the 22OB4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks) • The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks. <p>Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.</p> <p>Semester-End Examination:</p> <p>Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours).</p>

1. The question paper will have ten questions. Each question is set for 20 marks.
 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
 3. The students have to answer 5 full questions, selecting one full question from each module.
- Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Text Books:

1. Merrill L. Skolnik, "Introduction to RADAAR Systems", 3rd edition, Mc Graw Hill Education (India) Private Limited, 2016 (Reprint), ISBN 978-0-07-044533-8.
2. Habibur Rahman, "Fundamental Principles of RADAR", CRC Press, 2019, ISBN: 978-1-138-38779-9.

Reference Books

1. Mark A Richards, James A. Scheer, William A. Holm, "Principles of Modern RADAR", Yesdee Publishing Private Ltd, , 2012, ISBN: 978-93-80381-29-9.
2. Bassem R. Mahafza, " Radar Systems Analysis and Design using MATLAB", 4th edition, CRC press, 2022, ISBN 978-0-367-50793-0.
3. J.C. Toomay, Paul J. Hannen; "Principles of Radar", Third Edition, PHI Learning Pvt Ltd., 2011, ISBN : 978-81-203-4155-9.

Web links and Video Lectures (e-Resources):

1. NPTEL : Radar Principles

<https://archive.nptel.ac.in/courses/108/105/108105154/>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

1. Experiential Learning by using free and open source software's OCTAVE or Python
2. Experiential Learning / Simulation using MATLAB.

E-Waste Management		Semester	7
Course Code	BEC 755A	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		
Course objectives: <ul style="list-style-type: none">• Understanding e-waste: To learn about e-waste, its different types, and how it's generated• E-waste rules and directives: To understand the rules and directives for e-waste in different countries• E-waste management: To learn how to manage e-waste throughout its life cycle• Environmental and health impacts: To understand the environmental and health impacts of e-waste			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none">1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.2. Show Video/animation films to explain the functioning of various techniques.3. Encourage collaborative (Group) Learning in the class.4. Ask at least three HOTS(Higher-order Thinking)questions in the class, which promotes critical thinking5. Topics will be introduced in multiple representations.6. Discuss how every concept can be applied to the real world-and when that's possible, it helps improve the students' understanding.			
Module-1			
Introduction: Preamble, What is e-waste, E-waste Sources and generation, Growth of Electrical and Electronics Industry in India, Global Context of e-waste Management, Indian Scenario on e-waste Management, E-WASTE: E-waste Definition, Classification of e-waste, Characterization of e-waste Text 1: Chapter 1 & 2			
Module-2			
Regulatory Framework: Global e-waste Regulations, Waste Electronics and Electrical Equipment (WEEE Directive 82), International norms – Basel Convention, Evolution of e-waste regulations in India, E-waste Management Rules 2016 (amendments to 2011 Rules), Regulatory Compliance Mechanisms, E-waste Management Guidelines (Text 1: 3.1 to 3.7)			
Module-3			
Extended Producer Responsibility (EPR): E-waste – A post Consumer Waste, E-waste value Chain, E-waste Collection Systems, Extended Producer Responsibility (EPR), Collective Responsibility, Producer Responsible Organization (PRO) (Text 2: 4.1 to 4.6)			
Module-4			
E-Waste Handling: Characterization & Classification, Packaging and Labelling, Transportation, Storage, Safety in Handling – Precautionary Principles: Text 1- Chapter 5			
Module-5			
Restrictions on Use of Hazardous Substances (ROHS): Hazardous substances in e-waste, Global ROHS compliances (ROHS Directive 84), ROHS compliance requirements in India: Text 1: Chapter 6 E-Waste Recycling: E-waste Recycling Operations, Dismantling & Segregation, Recycling & Recovery, Recycling Technologies – Text 1: Chapter 7 (7.1 to 7.4)			

Course outcome (Course Skill Set)

At the end of the course, the student will be able to:

1. Understand the environmental impacts of e-waste
2. Distinguish the role of various national and internal act and laws applicable for e-waste management and handling
3. Analyse the e-waste handling methods & restrictions
4. Analyze the e-waste recycling techniques

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.
- The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.
- For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks.

Suggested Learning Resources:**Text Books**

1. Lakshmi Raghupathy, Introduction to E-Waste Management, TERI Press, New Delhi

Reference Books:

1. Johri R., E-waste: implications, regulations, and management in India and current global best practices, TERI Press, New Delhi

Web links and Video Lectures (e-Resources):

- <https://news.mit.edu/2013/ewaste-mit>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Conduct market survey for the generated e-waste and its management and prepare a report
- Field visit to explore the possibility of various e-waste management techniques

Automotive Engineering		Semester	7
Course Code	BEC755B	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		
Course objectives: This course will enable students to: <ul style="list-style-type: none">• Understand the basics of automobile dynamics and design electronics to complement those features• Design and implement the electronics that attribute the reliability, safety, and smartness to automobile, providing add – on comforts			
Teaching-Learning Process (General Instructions) These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes. <ol style="list-style-type: none">1. Lecturer method (L) need not be only a traditional lecture method, but alternative effective teaching methods could be adopted to attain the outcomes.2. Use of Video/Animation to explain the functioning of various concepts.3. Encourage collaborative (Group Learning) Learning in the class.4. Ask at least three HOT (Higher Order Thinking) questions in the class, which promotes critical thinking.5. Adopt Problem Based Learning (PBL), which fosters students’ analytical skills and develops design thinking skills such as the ability to design, evaluate, generalize, and analyze information rather than simply recall it.6. Introduce Topics in manifold representations.7. Show the different ways to solve the same problem and encourage the students to devise creative ways to solve them.8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
Module-1			
Automotive Fundamentals Overview – Evolution of Automotive Electronics, Automobile Physical Configuration, Survey of Major Automotive systems, The Engine- Engine Block, Cylinder Head, four stroke Cycle, Engine Control, Ignition System- Spark plug, High voltage circuit and distribution, spark pulse generation, ignition timing, diesel engine, Drive Train - Transmission, drive shaft, differential, suspension, brakes, steering system, starter battery operating principle. (Text1: Chapter1, Text 2: Pg. 407-410) The Basics of Electronic Engine Control - Motivation for Electronic Engine, control – exhaust emissions, fuel economy, concept of an electronic engine, control system, definition of general terms, definition of engine performance terms, engine mapping, effect of air/fuel ration, spark timing and EGR on performance, control strategy, electronic fuel control system, analysis of intake manifold pressure, electronic ignition. (Text1: Chapter 5)			

Module-2
<p>Automotive Sensors – Automotive control system applications of sensors and Actuators – Variables to be measured, airflow rate sensor, strain gauge MAP sensor, Hall Effect position sensor, Magnetic Reluctance Crankshaft position sensor, Throttle angle sensor, Engine coolant Temperature (ECT) Sensor, Exhaust Gas Oxygen (O₂ /EGO) Lambda sensors, piezoelectric Knock sensor (Text 1: Chapter 6)</p> <p>Automotive Engine Control Actuators – Solenoid, Fuel Injector, EGR actuator, Ignition system (Text 1: Chapter 6)</p>
Module-3
<p>Digital Engine Control System- Digital Engine control features, Control modes for fuel control (Seven Modes), EGR Control, Electronic Ignition control- closed loop ignition timing, spark advance correction scheme, Integrated engine control system- secondary air management, Evaporative Emissions, Canister Purge, automatic system adjustment, system diagnostics (Text 1: Chapter 7)</p> <p>Control Units – Operating conditions, Design, Data Processing, Programming, Digital modules in the Control Unit, Control Unit Software (Text 2: Pg. 196-207)</p>

Module-4
<p>Automotive Networking – Bus Stem- classification, Applications in the Vehicle, Coupling of networks, Examples of Networked Vehicles (Text 2: Pg. 85-91), Buses – CAN Bus, LIN Bus, MOST Bus, Bluetooth, Flex Ray, Diagnostic Interfaces (Text 2: Pg. 92-151)</p> <p>Vehicle Motion Control – Typical Cruise control system, Digital Cruise Control System, Digital Speed Sensor, Throttle Actuator, Cruise Control Configuration, Cruise Control Electronics (Digital Only), Antilock Brake System (ABS) (Text 1: Chapter 8)</p>
Module-5
<p>Automotive Diagnostics – Timing Light, Engine Analyzer, On-Board diagnostics, Off-Board diagnostics, Expert Systems, Occupant Protection Systems – Accelerometer based Air Bag Systems (Text1: Chapter10)</p> <p>Future Automotive Electronic Systems – Alternative Fuel Engines, Electric and Hybrid Vehicles, Fuel Cell Power Cars, Collision Avoidance Radar Warning Systems, Low tire pressure warning systems, Head Up Display, Speech Synthesis, Navigation- Navigation Sensors – Radio Navigation, Signpost Navigation, Dead reckoning navigation, Voice Recognition Cell phone Dialing, Advanced Cruise Control, Stability Augmentation, Automatic Driving Control (Text 1: Chapter 11)</p>
<p>Course Outcome (Course Skill Set)</p> <p>At the end of the course, students will be able to:</p> <ul style="list-style-type: none"> • Describe the basics of Automobile dynamics and design electronics. • Acquire an overview of automotive components, subsystems and basics of Electronic Engine Control in today's automotive industry. • Use available automotive sensors and actuators while interfacing with microcontrollers/microprocessors during automotive system design.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:**Text Books:**

1. William B Ribbens, "Understanding Automotive Electronics", 6th Edition, Elsevier Publishing.
2. Robert Bosch GmbH (Ed.), "Bosch Automotive Electrics and Automotive Electronics Systems and Components, Networking and Hybrid Drive", 5th edition, John Wiley & Sons Inc., 2007.

Web links and Video Lectures (e-Resources):

Related NPTEL Courses

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Real world problem solving using group discussion.
- Present animation for Car assembly
- Real world example of Automotive Electronics concepts.

Embedded Systems Applications		Semester	7
Course Code	BTE755C	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		
Course objectives: <ul style="list-style-type: none">Understand the fundamental concepts, characteristics, and applications of embedded systems across various domains.Analyse the hardware components of embedded systems, including microcontrollers, memory, and low-power design techniques.Explore the role of sensors, ADCs, and actuators in embedded systems, and their interfacing with digital systems.Apply embedded systems design principles in real-world applications such as mobile phones, automotive electronics, RFID, and biomedical systems.			
Teaching-Learning Process (General Instructions) <p>These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none">Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.Show Video/animation films to explain the functioning of various EV Architectures.Adopt Problem Based Learning (PBL), which fosters students’ Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyse information rather than simply recall it.Discuss how every concept can be applied to the real world - and when that’s possible, it helps improve the students’ understanding.			
Module-1			
Introduction to embedded systems: Application domain of embedded systems, desirable features and general characteristics of embedded systems, model of an embedded system, microprocessor Vs microcontroller, example of a simple embedded system, figure of merit for an embedded system, classification of MCUs: 4/8/16/32 bits, history of embedded systems, current trends. (Text: 1.1 to 1.9)			
Module-2			
Embedded systems-The hardware point of view: Microcontroller unit (MCU), The Processor, The Harvard Architecture, A popular 8-bit MCU: General Purpose I/O (GPIO), Clock; Memory for embedded systems: Semiconductor Memory, Random Access Memory (RAM), Static RAM (SRAM), An SRAM Chip. Low Power Design, Pull up and Pull Down Resistors. (Text: 2.1 to 2.2.2, 2.3 to 2.3.2.2 and 2.4 to 2.5)			
Module-3			
Sensors, ADCs and Actuators <p>Sensors: Temperature Sensor, Light Sensor, Proximity/range Sensor; Analog to digital converters: ADC Interfacing, Control Interface, Data Interface; Actuators: Displays, Light Emitting Diodes (LED), Seven Segment LED; Motors: Stepper Motors, DC Motors.</p> (Text: 3.1.1 to 3.1.3, 3.2 to 3.2.1.2, 3.3 to 3.3.1.2 and 3.3.2 to 3.3.2.2)			
Module-4			

	<p>Examples of embedded systems: Mobile phone, Automotive electronics, Radio Frequency Identification (RFID), Wireless Sensor Networks (WISENET), Robotics, Biomedical applications, Brain machine interface.</p> <p>(Text: 4.1 to 4.7)</p>
	Module-5
	<p>Embedded Design-A Systems Perspective: A Typical Example, Product Design, The Design Process, Testing, Bulk Manufacturing.</p> <p>(Text: 18.1 to 18.5)</p>
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course, the student will be able to:</p> <ol style="list-style-type: none"> 1. Understand the fundamental concepts and characteristics of embedded systems, including their classification and modern trends. 2. Analyse the architecture and hardware components of MCUs and their role in embedded systems. 3. Apply knowledge of sensors, ADCs, and actuators for interfacing and control in embedded systems. 4. Evaluate real-world embedded system applications such as mobile phones, automotive electronics, RFID, and robotics. 5. Develop an understanding of the embedded design process, from concept to bulk manufacturing, including testing and product design. 	
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation:</p> <ul style="list-style-type: none"> • For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks. • The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered • Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. • For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment. <p>Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.</p> <p>Semester-End Examination:</p> <p>Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours).</p> <ol style="list-style-type: none"> 1. The question paper will have ten questions. Each question is set for 20 marks. 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), should have a mix of topics under that module. 3. The students have to answer 5 full questions, selecting one full question from each module. 4. Marks scored shall be proportionally reduced to 50 marks. 	

Suggested Learning Resources: Books 1. Das, LyLa B.. Embedded Systems: An Integrated Approach. India: Pearson Education India, ISBN 9788131787663, 2013.
Web links and Video Lectures (e-Resources): <ul style="list-style-type: none"> • Embedded Systems: https://nptel.ac.in/courses/108102045 • Embedded Systems Design: https://onlinecourses.nptel.ac.in/noc20_cs14/preview • Android Mobile Application Development: https://onlinecourses.swayam2.ac.in/nou24_ge66/preview
Activity Based Learning (Suggested Activities in Class)/ Practical Based learning <ul style="list-style-type: none"> • Conduct market survey for latest home appliances and compare specifications of reputed brands and prepare a report • Students can interface a temperature sensor with an ADC and display the digital output on a seven-segment display, demonstrating sensor integration with actuators.

Sensors and Actuators		Semester	7
Course Code	BEC755D	CIE Marks	50
Teaching Hours/Week(L:T:P)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		
Course objectives: <ul style="list-style-type: none">• To provide the fundamental knowledge about sensors and measurement system.• To impart the knowledge of static and dynamic characteristics of instruments and understand the factors in selection of instruments for measurement.• To discuss the principle, design and working of transducers for the measurement of physical time varying quantities.• To discuss basics of signal conditioning and signal conditioning equipment.			
Teaching-Learning Process (General Instructions) <p>The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:</p> <ol style="list-style-type: none">1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.2. Show Video/animation films to explain the functioning of various techniques.3. Encourage collaborative (Group) Learning in the class.4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical Thinking.5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.6. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.			
Module-1			
Sensors and Transducers: Introduction, Definition of Sensors and Transducers, Classification of Transducers, Advantages and Disadvantages of Electrical Transducers. (Text 1:16.1 to 16.4) Measurement: Introduction to measurement and Instrumentation, Definition, significance of Measurement, Methods of measurement, Modes of measurement, Elements of generalized measurement system with example. Input-output configuration of measuring instruments and measurement systems, Applications of measurement systems. (Text 1:3.1 to 3.7)			
Teaching-Learning Process	Chalk and Talk method, PowerPoint Presentation. RBT Level: L1, L2, L3		
Module-2			
Static and Dynamic Characteristics of instruments: Introduction, Definition relating to measuring instruments. Static characteristics - Accuracy, Errors and Correction, Static calibration Range and span. Scale readability Repeatability and Reproducibility, Drift, Accuracy and Precision, Sensitivity, Linearity, Hysteresis, Threshold and Resolution, Dead Zone and Dead Time, Loading Effects and Noise. Dynamic Characteristics – Dynamic Response, Dynamic characteristics of a measurement system, Dynamic analysis of a measurement system, Zero, First and Second order system. (Text 1: 3.8, 3.8.1 to 3.8.4.4)			
Teaching-Learning Process	Chalk and Talk method, Power point presentation RBT Level: L1, L2, L3		

Module-3	
Measurement of Temperature: Introduction, Temperature measuring instruments, RTD, Thermistors, Thermocouple Thermometers, Radiation Pyrometers, Optical Pyrometers. (Text 1: 21.2, 21.2.1 to 21.2.7) Measurement of Displacement: Introduction, Principles of Transduction –Variable resistance devices, Variable Inductance Transducer, Induction Potentiometers, Synchros and Resolvers, Variable Capacitance Transducer, Hall Effect Devices, Proximity Devices, Digital Transducer. (Text 2: 4, 4.1 to 4.3)	
Teaching-Learning Process	Chalk and Talk method, PowerPoint Presentation, Virtual instrumentation Lab to demonstrate the characteristics of sensors RBT Level: L1, L2, L3
Module-4	
Measurement of Strain: Introduction, Factors affecting strain measurements, Types of Strain Gauges, Theory of operation of resistance strain gauges, Types of Electrical Strain Gauges –Wire gauges, unbounded strain gauges, foil gauges, semiconductor strain gauges, Thin film Gauges (principle, types & list of characteristics only), Strain gauge Circuits – Wheatstone bridge circuit, Applications. (Text 2: 5, 5.1 to 5.5, 5.8, 5.8.1, 5.10) Measurement of Force & Torque: Introduction, Force measuring sensor –Load cells – column types devices, proving rings, cantilever beam, pressducer. Hydraulic load cell, electronic weighing system. Torque measurement: Absorption type, transmission type, stress type & deflection type. (Text 2: 10.1,10.2,10.2.1,10.2.2,10.2.3,10.2.6,10.7,10.8,10.9)	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, Virtual instrumentation Lab to demonstrate the characteristics of sensors RBT Level: L1, L2, L3
Module-5	
Signal Condition: Introduction, Functions of Signal Conditioning Equipment, Amplification, Types of Amplifiers, Mechanical Amplifiers Fluid Amplifiers, Optical Amplifiers, Electrical and electronic Amplifiers. (Text 1: 17.1 to 17.8) Data Acquisition Systems and Conversion: Introduction, Objectives and Configuration of Data Acquisition System, Data Acquisition Systems, Data Conversion. (Text 1: 18.1 to 18.4)	
Teaching-Learning Process	Chalk and Talk method, PowerPoint Presentation RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Discuss the fundamental concepts related to sensors and measurement, functional elements of measurement system, I/O Characteristics of measurement system. 2. Interpret and analyse the static and dynamic characteristics of instruments. 3. Elucidate the working principle and usage of different transducers for temperature, and displacement measurement. 4. Discuss the principle and working of strain, force and torque measurement. 5. Analyze the signal conditioning and signal conditioning equipment. 	

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(To have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:**Text Books:**

1. Electrical and Electronic Measurements and instrumentation, R.K Rajput, S. Chand, 4th Edition, 2015.
2. Instrumentation: Devices and Systems, C S Rangan, G R Sarma, V S V Mani, 2nd Edition (32 Reprint), McGraw Hill Education (India), 2014.

Reference Books :

1. Electrical and Electronic Measurements and Instrumentation, A K Sawhney, 17th Edition, (Reprint 2004), Dhanpat Rai & Co. Pvt. Ltd., 2004.
2. A Course in Electronics and Electrical Measurements and Instruments, J.B. Gupta, Katson Books, 13th Edition, 2008.