		Digital VLSI Design		
Course Code		22LEL12	CIE Marks	50
Teaching Hours/Week (L:P: SI	DA)	3:2:0	SEE Marks	50
Total Hours of Pedagogy		25 Hours Theory and 10 -12 Practical Sessions	Total Marks	100
Credits		04	Exam Hours	04
<ul> <li>Course Learning Objectives:</li> <li>To understand the operat</li> <li>To study Static Character</li> <li>To provide the insight of</li> <li>To know Chip Input and</li> </ul>	ion of MOS trar ristics, Switchin Semiconductor Output Circuits,	sistor, Scaling and Small Geometry Effects g Characteristics and Interconnect Effect of Memories, Dynamic Logic Circuits and Bit Clock Generation and Distribution Circuits	MOS Inverter. CMOS Logic Circuits. s, Design for Manufactural	pility.
		Module-1		
MOS Transistor: The Metal C of MOS Transistor, MOSFET	Dxide Semicond Current-Voltage	uctor (MOS) Structure, The MOS System u Characteristics, MOSFET Scaling and Sma	nder External Bias, Struct all-Geometry Effects.	ure and Operation
<b>Teaching-Learning Process</b>	Chalk and Tal	k, Power Point Presentations.		
		Module-2		
MOS Inverters-Static Chara Inverter.	cteristics: Intro	duction, Resistive-Load Inverter, Inverters	with n_Type MOSFET I	.oad,CMOS
<b>Teaching-Learning Process</b>	Chalk and Tal	k / Power Point Presentations.		
		Module-3		
Dynamic Logic Circuits: Int	roduction, Basic	Principles of Pass Transistor Circuits, V	oltage Bootstrapping, Syr	chronous Dynamic
Circuit Techniques, Dynamic (	CMOS Circuit T	echniques, High Performance Dynamic CM	IOS circuits.	2
Teaching-Learning Process	Chalk and Tal	k / Power Point Presentations.		
		Module-4		
Semiconductor Memories: In	troduction, Dyn	amic Random-Access Memory (DRAM), S	tatic Random-Access Men	nory (SRAM).
<b>Teaching-Learning Process</b>	Chalk and Tal	k / Power Point Presentations.		
	•	Module-5		
<b>BiCMOS Logic Circuits:</b> Intr <b>Chip Input and Output (I/O)</b> Prevention.	oduction, BiCM) Circuits: Intro	OS Applications. duction, ESD Protection, On-Chip Clock C	Generation and Distribution	n, Latch-Up and Its
<b>Teaching-Learning Process</b>	Chalk and Tal	k / Power Point Presentations.		
PracticalComponentofIPCC: SPARTAN 3E Kit with US	Conducttheexp SB Programm	erimentsusingCadence/ Mentor Graphic ing cable	s/Xilinx ISE System E	dition 14.7/XUP
Sl. No.	Experiments			
1	To plot the (i) MOSFET.	output characteristics & (ii) transfer charac	eteristics of an n-channel a	nd p-channel
2	To design and	plot the static (VTC) and dynamic character	eristics of a digital CMOS	inverter.
3	To design and using CMOS	l plot the dynamic characteristics of 2-inputechnology.	tt NAND, NOR, XOR and	XNOR logic gates
4	To design and	plot the characteristics of a 4x1 digital mul	tiplexer using pass transis	tor logic.
5	To design and	plot the characteristics of a positive and ne	gative latch based on mult	iplexers.
6	To design and based on mult	plot the characteristics of a master-slave poiplexers	ositive and negative edge t	riggered registers
7	To Design D,	T, JK Flip Flops		
8	To Design BC	CD adder		
Assessment Details (both (	CIE and SEE)	22 IIGUU		

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

# CIE for the theory component of IPCC

# 1. Two Tests each of 20 Marks

- 2. Two assignments each of 10 Marks/One Skill Development Activity of 20 marks
- 3. Total Marks of two tests and two assignments/one Skill Development Activity added will be CIE for 60 marks, marks scored will be proportionally scaled down to **30 marks**.

# CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The**15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test at the end /after completion of all the experiments shall be conducted for 50 marks and scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

# SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- 1. The question paper will be set for 100 marks and marks scored will be scaled down proportionately to 50 marks.
- 2. The question paper will have ten questions. Each question is set for 20 marks.
- 3. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 subquestions), **should have a mix of topics** under that module.
- 4. The students have to answer 5 full questions, selecting one full question from each module.

# The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE

# component only. Questions mentioned in the SEE paper shall include questions from the practical component).

• The minimum marks to be secured in CIE to appear for SEE shall be the 15 (50% of maximum marks-30) in the theory component and 10 (50% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 40% of the maximum marks to qualify in the SEE. Marks secured will be scaled down to 50. (Student has to secure an aggregate of 50% of maximum marks of the course(CIE+SEE).

# Suggested Learning Resources:

Books

- 1. "Sung Mo Kang & Yusuf Leblebici", CMOS Digital Integrated Circuits: Analysis and Design, Tata McGraw-Hill, Third Edition.
- "Neil Weste and K. Eshraghian", Principles of CMOS VLSI Design: A System Perspective Pearson Education (Asia) Pvt. Ltd. Second Edition, 2000.
- 3. "Wayne, Wolf", Modern VLSI Design: System on Silicon, Prentice Hall PTR/ Pearson Education Second Edition, 1998

4. "Douglas A Pucknell& Kamran Eshraghian", Basic VLSI Design PHI 3<sup>rd</sup> Edition

#### Web links and Video Lectures (e-Resources):

- 1. https://www.youtube.com/watch?v=57uTCtSQV50&list=PLHO2NKv71TvsSqYwVvUCZwNkY-jUyUHdS
- 2. <u>https://www.youtube.com/watch?v=oL8SKNxEaHs&list=PLLy\_2iUCG87Bdulp9brz9AcvW\_TnFCUmM</u>

#### **Skill Development Activities Suggested:**

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

#### Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Analyse issues of On-chip interconnect Modelling and Interconnect delay calculation.	L4
CO2	Analyse the Switching Characteristics in Digital Integrated Circuits.	L4
CO3	Use the Dynamic Logic circuits in state-of-the-art VLSI chips.	L3
CO4	Interpret critical issues such as ESD protection, Clock distribution, Clock buffering, and Latch phenomenon	L2
CO5	Use Bipolar and Bi-CMOS circuits in very high-speed design.	L3

		Advanced Embedded System					
Course Code		22LEL13	CIE Marks	50			
Teaching Hours/Wee	k (L:P: SDA)	3:0:2	SEE Marks	50			
Total Hours of Pedag	ogy	40 hours Theory + 10-12 slots for Skill Development Activities	Total Marks	100			
Credits		3	Exam Hours	03			
Course Learning Ob	ojectives:	·	· · ·				
To understand the	e concepts of embedded sy	ystem design.					
To learn real desi	gn challenges of the syste	m under development.					
• To gain the esse	ntial knowledge required	to design practical real-time embedded sy	stems and appropriate	real-time operating			
system (RTOS) p	roduct to be used.						
• To know network	ing aspects of the embedd	led systems and Hardware-Software Co-desi	gn.				
		Module-1					
Introduction of Em	bedded System: Embedd	led System: Embedded vs General computi	ng system, classificatio	n, application and			
purpose of ES.							
Typical of Embedde	d System: Communicatio	n Interface					
The Strategy: Defini	tion. Common Characteri	stics, Some Ouality Metrics in ES Design, V	ersatility Factors for ES	S Product.			
Technologies Involve	d (Processors. Platforms.	Devices-IC Technology). Hardware/Softwar	e Co-design	,			
Use Cases: What Are	Use Cases, Casual Versu	s Structured Version, Black Box Versus Wh	ite Box. Hub and Spoke	Model.			
Details of the Use C	ase Model Entities (Actor	Stakeholder, Primary Actor Supporting A	ctor, Scope, Scenarios	Levels, Use Case			
Entities and Their Re	lation. When Are We Dor	ne. Standard Use Case Template)	, seepe, seenarios,				
Teaching-	Chalk and talk method	PowerPoint Presentations					
Learning Process	Churk and tark method /	i o werr ome i resentations					
		Module-2					
Models and Archite	ectures: Representation	of a Design, Model Taxonomy, Finite-Sta	ate Machine (Mealy) N	Model, Petri Nets,			
Hierarchical Concurre	ent FSMs, Activity-Orien	ted Data Flow Graphs, Control Flow Graph	s (Flowchart), Structure	e-Oriented Models,			
Data-Oriented Entity-	Relationship Model, Jack	son's Structured Programming Model, Heter	rogeneous Models				
Taaahing	Challs and talls mathed	Down Doint Drogontations					
Learning Process	Chark and tark method /	PowerPoint Presentations					
		Module-3					
Specification Langua	Specification Languages: SystemC: Characteristics of ESL for Embedded Systems System C. Processes						
UML for Embedded	Systems: Motivation, T	pical Tasks and Roles in System Engineeri	ng, UML Diagrams, Str	ructural Diagrams,			
Behavioural Diagram	S S		<i>e, e ,</i>	6 /			
Teaching-     Chalk and talk method / PowerPoint Presentations							
Learning Process	Learning Process						
		Module-4					
<b>Real-Time Systems:</b> Definition and Examples Broad Classification of RTS Terms in RT Systems Periodic Schedule Precedence							
Constraints and Der	endencies. Scheduling A	Algorithms–Classification, Clock-Driven So	cheduling. Priority-Driv	ven Periodic Tasks.			
Dynamic Priority Alg	orithms. Scheduling Spor	radic Jobs, Resource Access and Contention.	8, 5	,			
Real-Time Operation	g Systems (RTOS): Intr	oduction, RTOS Concents, Basic Design U	sing RTOS Case Study	1. Concept-Process			
and Threads		Duble Design O		-, concept 1100035			
Teaching.	Chalk and talk method	PowerPoint Presentations					
Learning Process	Churk and tark method /	resentations					
		Module-5					
	0 / mmcm = -		<u></u>				
Real-Time Operatin	g Systems (RTOS): Posi	x, p1hreads, 1hread Synchronization, Design	n Strategies				
Networked Embedd	ed Systems (NES): Intro	duction, Characteristics, Broad Segments of	t NES, Automotive NE	S, CAN (Controller			
Area Network).							
HW-SW Co-design:	Introduction, Factors Dri	ving Co-design, Co-design Problems, Conve	ntional Model for HW-S	SW Design Process,			
Integrated Co-design	Process, System Partition	ing, Partitioning Algorithms.					
Teaching-	Chalk and talk method /	PowerPoint Presentations					
Learning Process							
Assessment Details (	both CIE and SEE)						
The weightage of Con	ntinuous Internal Evaluati	on (CIE) is 50% and for Semester End Exam	n (SEE) is 50%. The mir	nimum passing mark			
for the CIE is 50% of	the maximum marks. Min	nimum passing marks in SEE is 40% of the r	for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be				

deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# **Continuous Internal Evaluation:**

- 1. Three Unit Tests each of **20 Marks**
- 2. Two assignments each of 20 Marks or one Skill Development Activity of 40 marks to attain the COs and POs
- The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

#### Suggested Learning Resources:

## Books

- 1. (Transactions on computer systems and networks) k. c. s. murti design principles for embedded systems-springer (2022)
- 2. Introduction to embedded systems K. V. Shibu TMH education Pvt. Ltd. 2009
- 3. Embedded systems A contemporary design tool James K. Peckol John Wiley 2008
- 4. The Definitive Guide to the ARM Cortex-M3 Joseph YiuNewnes, (Elsevier) 2 ndedn, 2010.

## Web links and Video Lectures (e-Resources):

- 1. <u>https://youtu.be/GaZBpY9Ys1Y</u>
- 2. https://youtu.be/SUusup7FfJo
- 3. https://youtu.be/dHsHP9RrXBw?list=PLJ5C\_6qdAvBH-JNRIlupFb44miyx9M8JD
- 4. <u>https://youtu.be/vn7aT9-cYzQ</u>
- 5. https://youtu.be/-rWGzFDLnAY

#### Skill Development Activities Suggested:

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

#### Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Design and Develop Embedded Systems with hardware software co-design.	L3
CO2	Analyze different models and architecture of the Embedded Systems and Networked Embedded Systems	L4
CO3	Verify the performance of RTS and RTOS	L3, L4

		Digital Circuits and Logic Design			
Course Code		22LEL14	CIE Marks	50	
Teaching Hours/Wee	k (L:P: SDA)	2:0:2	SEE Marks	50	
Total Hours of Pedag	ogy	25 hours Theory + 10-12 slots for Skill Development Activities	Total Marks	100	
Credits		3	Exam Hours	03	
Course Learning ob • Understand	<b>jectives:</b> I the concepts of sequentia	l machines.	· · · ·		
<ul> <li>Design Seq</li> </ul>	uential Machines/Circuits				
Analyze the	e faults in the design of cir	cuits.			
Apply fault	detection experiments to	sequential circuits.			
Compreher	id the structure of sequent	al machines			
		Midule-1			
Threshold Logic: In	troductory Concepts, Syn	thesis of Threshold Networks, Capabilities	s, Minimization, and Tra	insformation of	
Sequential Machines	: The Finite- State Model,	Further Definitions, Capabilities.			
Teaching- Learning Process	Chalk and talk method /	PowerPoint Presentations			
		Module-2			
Fault Detection by P	ath Sensitizing, Detection	of Multiple Faults, Failure-Tolerant Desigr	n, Quadded Logic, Relial	ole Design and Fault	
Diagnosis Hazards: F	Fault Detection in Combin	ational Circuits.			
Teaching- Learning Process	Chalk and talk method /	PowerPoint Presentations			
		Module-3			
Fault-Location Expe	riments Boolean Differ	ences Limitations of Finite – State M	achines State Equival	ence and Machine	
	minents, Doolean Differ	ences, Emilitations of Philite – State M	actimes, State Equivar	ence and Machine	
Minimization, Simpli	ification of Incompletely S	pecified Machines.			
Teaching- Learning Process	Chalk and talk method /	PowerPoint Presentations			
0	•	Module-4			
Structure of Seque	ntial Machines: Introduc	tory Example, State Assignments Using	Partitions, The Lattice	of closed Partitions,	
Reductions of the O	trut Dependency Input	ndependence and Autonomous Clocks. Co	overs and Generation of	closed Partitions by	
state splitting, Inform	nation Flow in Sequential	Machines, decompositions, Synthesis of Mu	ltiple Machines.	closed I ditulous by	
Teaching- Learning Process	Chalk and talk method /	PowerPoint Presentations			
0		Module-5			
Homing Experiment	s. Distinguishing Experie	nents. Machine Identification Fault Dete	ction Experiments Des	ign of Diagnosable	
Machinas Second Al	agrithm for the Design -f	Fault Detection Experiments Fault Detection	ion	or Diagnosuoio	
Machines, Second Al	igorium for the Design of	Fault Detection Experiments, Fault-Detection			
Teaching- Learning Process	Chalk and talk method /	PowerPoint Presentations			
Assessment Details	(both CIE and SEE)				
The weightage of Co	ntinuous Internal Evaluati	on (CIE) is 50% and for Semester End Exam	m (SEE) is 50%. The mi	nimum passing mark	
for the CIE is 50% o	t the maximum marks. Mi	nimum passing marks in SEE is 40% of the	e maximum marks of SE	E. A student shall be	
deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not					
Less than 50% (50	marks out of 100) in th	e sum total of the CIE (Continuous Inte	ernal Evaluation) and S	SEE (Semester End	
Continuous Internet	ugeulei. I Evoluotion.				
1 Three United	I EVALUATION:				
2. Two assis	mments each of <b>20 Marks</b>	or one Skill Development Activity of 40	marks		
to attain the CO	Ds and POs				
The sum of three test	s, two assignments/skill D	evelopment Activities, will be scaled down	n to 50 marks		
CIE methods /quest course.	ion paper is designed to	attain the different levels of Bloom's tax	onomy as per the outco	me defined for the	

#### Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

# Suggested Learning Resources:

#### Textbook:

'Switching and Finite Automata Theory', ZviKohavi, TMH,ISBN: 978\_0\_07\_099387\_7, 2ndEdition, 2008.

#### **Reference Books:**

- 1. 'Digital Circuits and logic Design', Charles Roth Jr., Cengage Learning, 7thedition, 2014.
- 2. 'Fault Tolerant and Fault Testable Hardware Design', Parag K Lala, Prentice Hall Inc. 1985.
- 3. 'Introductory Theory of Computer', E. V. Krishnamurthy, Macmillan Press Ltd, 1983
- 4. 'Theory of computer science Automata, Languages and Computation', Mishra & Chandrasekaran, 2ndEdition, PHI, 2004.

#### **Skill Development Activities Suggested:**

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

## Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Understand the concepts of sequential machines.	L2
CO2	Design Sequential Machines/Circuits.	L3
CO3	Analyze the faults in the design of circuits.	L4
CO4	Apply fault detection experiments to sequential circuits.	L3
CO5	Understand the structure of sequential machines.	L2

		WIRELESS SENSOR NETWORKS		
Course Code		22LEL15	CIE Marks	50
Teaching Hours/Week (L:P: SDA)		2:0:2	SEE Marks	50
Total Hours of Pedagogy		25 Hours of teaching and 10-12 sessions for Skill Development Activities	Total Marks	100
Credits		03	Exam Hours	03
Course Learning objectives: Thisc	coursewillena	blestudentsto:		
• Learn the basic concepts of	of Wireless se	ensor networks architecture and protocols.		
• Understand the challenges	s in designing	g a Wireless sensor network.		
• Understand the function o	of Data link a	nd Network laver Protocols.		
• Understand the function o	of Transport la	aver Protocols.		
Analyze wireless sensor n	network syste	m for different applications under considerat	tion	
	N	Module-1		
WSN Applications: Military Applic	ications, Envi	ronmental Applications, Health Application	s, Home Applications	, Industrial
Teaching-Learning Process	Chalk and t	alk method / PowerPoint Presentations		
Fourining Fourining Frocess				
	NERGICN	Module-2		
FACTORS INFLUENCING WSN	N DESIGN:	Hardware Constraints Fault Tolerance Scal	ability Production Co	osts WSN Topology,
Physical Leaver Druck LL	mption.	Overview of DE Winsless C	Channel C-J' (T	Control Control Colling
Physical Layer: Physical Layer Te	echnologies,	Overview of RF wireless Communication,	Channel Coding (Eri	for Control Coding),
Modulation, wireless Channel Effec	cts, PHY Lay	er Standards.		
Teaching-Learning Process	Chalk and t	alk method / PowerPoint Presentations		
		Module-3		
MEDIUM ACCESS CONTROL:	Challenges f	or MAC, CSMA Mechanism, Contention-B	ased Medium Access	, Reservation-Based
Medium Access, Hybrid Medium A	Access.			
Network Layer: Challenges for Ro	outing, Data-o	centric and Flat Architecture Protocols, Hier	rarchical Protocols, G	eographical Routing
Protocols.	2,			0 1 0
Teaching-Learning Process	Chalk and t	alk method / PowerPoint Presentations		
		Module-4		
Transport Layer:Challenges for T (PSFQ) Protocol, Congestion Det GARUDA Application Layer:Source Coding	Fransport Lay tection and	ver, Reliable Multi Segment Transport (RM Avoidance (CODA) Protocol, Event-to-S	ST) Protocol, Pump S ink Reliable Transp	Slowly, Fetch Quickly ort (ESRT) Protocol,
Teaching I earning Process	Chalk and t	alk method / PowerPoint Presentations	ement.	
Teaching-Learning Trocess		are method / I ower one I resentations		
I		Module-5		
SPREAD SPECTRUM SIGNALS	S FOR DIGI	TAL COMMUNICATION: Model of spre	ad spectrum digital co	ommunication system,
Direct sequence spread spectrum sig	gnals, some a	pplications of DS spread spectrum signals, s	generation of PN sequ	ences, Frequency
hopped spreadspectrum signals, Tim	ne hopping S	S, Synchronization of SS systems.		
Teaching-Learning Process	Chalk and t	alk method / PowerPoint Presentations		
Aggaggmant Details (buth CHE	I CEEN			
The weightenen of Continuent L	nol Evol	n (CIE) is 50% and for Some ter Erd F	(SEE) : 5007 TL	ainimum nossir 1
for the CIE is 50% of the maximum	nai Evaluatio	in (CIE) is 50% and for Semester End Exam	(SEE) IS JU%. The n	EE A student shall be
for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be				
than 50% (50 marks out of 100) in	n the sum tot	al of the CIE (Continuous Internal Evaluat	ion) and SEE (Semes	ster End Examination)
taken together.				
Continuous Internal Evaluation:				
<b>1.</b> Three Unit Tests each of	f 20 Marks			
<b>2.</b> Two assignments each of	of 20 Marks of	or one Skill Development Activity of 40 ma	arks	
to attain the Cos and Pos				
The sum of three tests, two assignment	ents/skill Dev	velopment Activities, will be scaled down to	o 50 marks	
CIE methods /question paper is d	designed to a	attain the different levels of Bloom's taxo	nomy as per the out	come defined for the
course.				

Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

#### Suggested Learning Resources:

#### **Text Books**

- Wireless Sensor Networks', Ian F. Akyildiz and Mehmet Can Vuran, JohnWiley&SonsLtd.ISBN 978-0-470-03601-3(H/B),2010
- 'Wireless Sensor Networks: Signal Processing and Communications Perspectives', Ananthram Swami, et. Al., John Wiley & Sons Ltd., ISBN978-0470-03557-3,2007.

#### Massive Open Online Courses:

https://archive.nptel.ac.in/courses/106/105/106105160/#-Wireless Ad Hoc and Sensor Networks -BY Prof. SUDIP MISHRA, IITKGP

#### **Skill Development Activities Suggested:**

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

Course out	come (Course Skill Set)	
At the end	of the course the student will be able to :	
Sl. No.	Description	Blooms Level
CO1	Understand challenges and technologies for wireless networks	L2
CO2	Understand architecture and sensors	L2
CO3	Describe the communication, energy efficiency, computing, storage and transmission	L4
CO4	Establishing infrastructure and simulations	L4
CO5	Explain the concept of programming in the WSN environment	L3

		EmbeddedSystemsLab			
Course C	Code	22LELL17	CIE Marks	50	
Teaching Total Ua	Hours/Week (L:P:SDA)	1:2:0	SEE Marks	50	
10141110	urs of redagogy	sessions	Total Marks	100	
Credits		2	Exam Hours	03	
PartA: F	<b>CDA</b> Using Cadence OrCAD or OrC	CAD Lite or any EDA Tool, design and verify the fo	llowing:		
Sl. No.	Experiments				
1	3 <sup>1</sup> / <sub>2</sub> DigitDigitalVoltmeter				
2	MonolithicfunctionGenerator				
3	RegulatedPowersupplies				
4	BatchcounterusingTTLICs				
5	DACand ADC				
6	P,PI,PIDand ON/OFFControllers				
7	ProgrammableTimers				
8	FiltersandResonanceCircuits				
PART-B	ARM-CORTEXM3 [Programmir	ng to be done using Keil uVision 4 and download	theprogram on to M3		
Sl. No.	Experiments	MELAISANISU]			
1	WriteanAssemblylanguage progra	amto calculate10+9+8++1			
2	WriteanAssemblylanguageprogramtolinkMultipleobjectfilesand linkthemtogether.				
3	WriteanAssemblylanguage programtostoredatain RAM.				
4	WriteaCprogramtoOutputthe"HelloWorld"messageusingUART.				
5	WriteaCprogramtoDesignaStopw	atchusinginterrupts.			
6	WriteanExceptionvectortableinC				
7	WriteanAssemblyLanguageProgr	amforlockingaMutex.			
8	Write a SVC handler in C. Use th	e wrapper codeto extract thecorrect stack frame s	starting location. The C	handler can then	
Cours		aronanu urotaekeu register values.			
Atthe	end of the course the student will be able	eto:			
1.	Understandthecomputeraideddesign	toolsfortheelectroniccircuitdesigns.			
2. 1	Designandverifyanalogcircuitssucha	sADC,DAC,Controllers,etc.usingsimulationtool	s		
3.	Createandverifydigitalsystemsusing	CadenceOrCAD,OrCADLiteoranyEDAtool.			
4. I	Developassemblyprogramsfordiffere	ntapplicationsusingARMCortexM3 andKeil uVi	sion-4tool.		
5. 1	DevelopCProgramsfordifferentappli	cationsusingARM-CortexM3andKeiluVision-4tc	ool.		
Assessm	ent Details (both CIE and SEE)				
The wei	ghtage of Continuous Internal Eval	uation (CIE) is 50% and for Semester End Exa	m (SEE) is 50%. The 1	ninimum passing	
mark fo	r the CIE is 50% of the maximum n	narks. A student shall be deemed to have satisfie	d the academic require	ments and earned	
the cred	its allotted to each course. The stud	ent has to secure not less than 40% of maximum	marks in the semester	-end examination	
(SEE). I	n total of CIE and SEE student has	to secure 50% maximum marks of the course.			
Continu	ous Internal Evaluation (CIE):				
CIE marl	ks for the practical course is 50 Mai	·ks.			
The split	-up of CIE marks for record/ journa	and test are in the ratio 60:40.			
• Ea	ach experiment to be evaluated for c	conduction with observation sheet and record wri	te-up. Rubrics for the e	valuation of the	

journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.

- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled downed to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8<sup>th</sup> week of the semester and the second test shall be conducted after the 14<sup>th</sup> week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

# Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University.

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 10% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

## **BOS Recommended ONLINE Courses**

SI.	Course	Course Title	National	Instructor
No.	code		Coordinator	
1		Design Thinking - A Primer(4 Weeks)	NPTEL	Prof. Ashwin Mahalingam, Prof. BalaRamadurai IIT Madras
2		Computer Networks and Internet Protocol (12 Weeks)	NPTEL	Prof. Soumya Kanti Ghosh & Prof. Sandip ChakrabortyIITKGP
3		Advanced IOT Applications(8 Weeks)	NPTEL	Prof. T V PrabhakarIISc
4	22AUD18/	Spread Spectrum Communications and Jamming(12 Weeks)	NPTEL	Prof. Debarati SenIITKGP
5	22AEC18	Optical Wireless Communications for Beyond 5G Networks and IoT (12 Weeks)	NPTEL	Prof. Anand SrivastavaIIITD
6		Employment Communication A Lab based course(8 Weeks)	NPTEL	Prof. Seema SinghIIT KGP
7		Embedded System Design with ARM (8 Weeks)	NPTEL	Prof. Indranil Sengupta and Kamalika Dutta IITKGP

		ASIC Design		
Course Code		22LEL21	CIE Marks	50
Teaching Hours/Week (L:P:SDA	.)	2:0:2	SEE Marks	50
Total Hours of Pedagogy		25 Hours of teaching and 10-12 sessions for Skill development activities	Total Marks	100
Credits		3	Exam Hours	03
<ul> <li>To learn ASIC methodolog</li> <li>To analyse physical design</li> <li>To gain sufficient knowled</li> </ul>	ies and progra flow, includin ge for carrying	mmable logic cells. g partitioning, floor-planning, placement and g out ASIC designs.	routing.	
		Module-1		
Introduction to ASICs: Full cus CMOS Logic: Data path Logic C	tom, Semi-cus Cells: Data Pat	tom and Programmable ASICs, ASIC Design Elements, Data path Operators Cell Compil	flow, ASIC cell librat	ries.
Teaching-Learning Process	Chalk and ta	lk method / PowerPoint Presentations		
	<u> </u>	Module-2		
ASIC Library Design: Logical e	effort: Logical	area and logical efficiency. Logical paths M	ulti stage cells	
Programmable ASIC Logic Ce Programmable ASIC I/O Cells: X	lls: Acted AC Cilinx I/O Bloc	T: ACT 1, ACT 2 and ACT 3 Logic Modules	s, Xilinx LCA: XC300	00 CLB,
Teaching-Learning Process	Chalk and ta	lk method / PowerPoint Presentations		
	1	Module-3		
Low-level Design Entry: Schem	natic entry: Hid	erarchical design, The cell library, Names. So	chematic Icons & Svm	ibols, Nets,
Connections, vectored instances	& buses, Edit i	n place, attributes, Netlist screener.	· · · · · · · · · · · · · · · · · · ·	. *
ASIC Construction: Physical D	esign, CADTo	ols.		
Teaching-Learning Process	Chalk and ta	lk method / PowerPoint Presentations		
		Module-4		
Partitioning: Goals and objective	es, Constructiv	e Partitioning, Iterative Partitioning Improve	ment., KL algorithm	
Floor planning: Goals and object	tives, Measure	ement of delay in Floor planning.	, <u></u>	
Teaching-Learning Process	Chalk and ta	lk method / PowerPoint Presentations		
	1	Module-5		
<b>Placement:</b> Goals and Objectives <b>Routing</b> : Global Routing: Goals Algorithm, Special Routing, Circ	s, Min-cut Plac and objective uit extraction a	cement algorithm, Iterative Placement Improves, Global routing between blocks. Detailed and DRC.	rement. Routing: Goals and o	bjectives, Left-Edge
Teaching-Learning Process	Chalk and ta	lk method / PowerPoint Presentations		
Assessment Details (both CIE a The weightage of Continuous Int for the CIE is 50% of the maxim deemed to have satisfied the aca less than 50% (50 marks out of Examination) taken together. Continuous Internal Evaluation 1. Three Unit Tests each 2. Two assignments each to attain the COs and POs The sum of three tests, two assign CIE methods /question paper is course.	and SEE) ernal Evaluation um marks. Min idemic require of 100) in the nof 20 Marks nof 20 Marks uments/skill Do s designed to	on (CIE) is 50% and for Semester End Exam nimum passing marks in SEE is 40% of the n ments and earned the credits allotted to each e sum total of the CIE (Continuous Intern or <b>one Skill Development Activity of 40 ma</b> evelopment Activities, will be <b>scaled down to</b> <b>attain the different levels of Bloom's taxon</b>	(SEE) is 50%. The mi naximum marks of SE n subject/ course if the nal Evaluation) and S arks to 50 marks tomy as per the outco	nimum passing mark E. A student shall be e student secures not SEE (Semester End ome defined for the
Semester End Examination:				

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

# Suggested Learning Resources:

## **Text Books**

- 1. Michael John Sebastian Smith, "Application Specific Integrated Circuits", Addison- Wesley Professional, 2005.
- 2. Neil H.E. Weste, David Harris, and Ayan Banerjee, "CMOS VLSI Design: A Circuits and Systems Perspective", 3rd edition, Addison Wesley/ Pearson education, 2011.
- Vikram ArkalgudChandrasetty, "VLSI Design: A Practical Guide for FPGA and ASIC Implementations", Springer, 2011, ISBN: 978-1-4614-1119-2.
- 4. Rakesh Chadha, Bhasker J., "An ASIC Low Power Primer", Springer, ISBN: 978-1-4614-4270-7.

## Web links and Video Lectures (e-Resources):

- 1. <u>https://www.youtube.com/watch?v=oZSv68esbgI</u>
- 2. <u>https://www.youtube.com/watch?v=4cPkr1VHu7Q</u>
- 3. https://nptel.ac.in/courses/106105161

#### **Skill Development Activities Suggested**

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

#### Course outcome (Course Skill Set)

SI. NO.	Description	Blooms Level
CO1	Describe the concepts of ASIC design methodology, data path elements, logical effort.	L1, L2
CO2	Analyze the design of ASICs suitable for specific tasks, perform design entry and explain the physical design flow.	L2, L3
CO3	Design data path elements for ASIC cell libraries and compute optimum path delay.	L3
CO4	Create floor plan including partition and routing with the use of CAD algorithms.	L3
CO5	Design CAD algorithms and explain how these concepts interact in ASIC design.	L2, L3

Advanced Digital signal processing				
Course Code		22LEL22	CIE Marks	50
Teaching Hours/Week (L:P: SDA)		3:2:0	SEE Marks	50
Total Hours of Pedagogy		25 Hours of teaching and 10-12 Practical sessions	Total Marks	100
Credits		4	Exam Hours	03
Course Learning objectives: This	course will	enable students:		
• To Know the analysis	of discrete t	ime signals.		
• To study the modern of	ligital signal	processing algorithms and applications.		
• To Have an in-depth k	cnowledge of	f use of digital systems in real time applicatio	ns	
To Apply the algorithm	ms for wide	area of recent applications.		
		Module-1		
Introduction to Digital Signal P	rocessing: F	Review of Discrete time signals and systems	and frequency analy	sis of discrete time
linear time invariant systems, impl	ementation of	of discrete time systems, correlation of discre	te time systems Samp	oling, decimation by
a factor 'D', Interpolation by a fac	ctor 'I', samp	ling rate conversion by a factor 'I/D', Imple	ementation of sampling	ng rate conversion,
Multistage implementation of samp	oling rate con	iversion.		
Teaching-Learning Process	Chalk and	talk method / PowerPoint Presentations		
		Module-2		
Multirate Digital Signal Processi	ng: Multirate	e signal processing and its applications, Desig	n of Digital filters, De	esign of FIR filters,
Design of IIR filters, frequency tran	nsformations	, Digital filter banks, two channel quadrature	mirror filter banks.	
Teaching-Learning Process	Chalk and	talk method / PowerPoint Presentations		
		Module-3		
Linear prediction and Optimum	Linear Filte	ers: Random signals, Correlation Functions a	nd Power Spectra, Inn	ovations
Representation of a Stationary Ran	dom Process	. Forward and Backward Linear Prediction. S	olution of the Normal	Equations. The
Levinson-Durbin Algorithm. Prope	erties of the I	Linear Prediction-Error Filters.		
Teaching-Learning Process	Chalk and	talk method / PowerPoint Presentations		
8 8		Module-4		
Adaptive filters: Applications of A	Adaptive Fil	ters-Adaptive Channel Equalization, Adaptiv	e noise cancellation,	Linear Predictive
coding of Speech Signals, Adaptive	e direct form	FIR filters-The LMS algorithm, Properties o	f LMS algorithm. Ada	aptive direct form
filters- RLS algorithm.			C	1
Teaching-Learning Process	Chalk and	talk method / PowerPoint Presentations		
		Module-5		
		Mount-5		
Power Spectrum Estimation:				
Non parametric Methods for Pow	ver Spectru	<b>m Estimation</b> - Bartlett Method, Welch Meth	od, Blackman &Tuke	ey Methods.
Parametric Methods for Power	Spectrum E	stimation: Relationship between the auto co	orrelation and the mo	del parameters, Yule
and Walker methods for the AR M	Iodel Param	eters, Burg Method for the AR Model param	eters, Unconstrained	least-squares method
for the AR Model parameters, Se	equential est	imation methods for the AR Model parame	eters, ARMA Model	for Power Spectrum
Estimation.				
<b>Teaching-Learning Process</b>	Chalk and	talk method / PowerPoint Presentations		
PracticalComponentofIPCC:Con	ducttheexp	erimentsusingMATLAB/Scilab/TMS320C	5XDSPProcessors	
Sl.No.	Experime	nts		
1	P			
1.	Generate v	various fundamental discrete time signals		
2.	Basic oper	rations on signals (Multiplication, Folding, Sc	aling).	
3.	Find out th	e DFT & IDFT of a given sequence without	using inbuilt instruction	ons.
4.	Interpolati	on & decimation of a given sequence.		
5.	5. Generation of DTMF (Dual Tone Multiple Frequency) signals			
6.	Estimate t	he PSD of a noisy signal using periodogram a	nd modified periodog	ıram

7.	Estimation of PSD using different methods (Bartlett, Welch, Blackman-Tukey).
8.	Design of Chebyshev Type I, II Filters.
9.	Cascade Digital IIR Filter Realization.
10.	Parallel Realization of IIR filter.
11.	Estimation of power spectrum using parametric methods (YuleWalker&Burg).
12.	Time-Frequency Analysis with the Continuous Wavelet Transform.
13.	Signal Reconstruction from Continuous Wavelet Transform Coefficients.

# Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

# CIE for the theory component of IPCC

- 4. Two Tests each of **20 Marks**
- 5. Two assignments each of 10 Marks/One Skill Development Activity of 20 marks
- 6. Total Marks of two tests and two assignments/one Skill Development Activity added will be CIE for 60 marks, marks scored will be proportionally scaled down to **30 marks**.

# CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The**15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test at the end /after completion of all the experiments shall be conducted for 50 marks and scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

# SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- 5. The question paper will be set for 100 marks and marks scored will be scaled down proportionately to 50 marks.
- 6. The question paper will have ten questions. Each question is set for 20 marks.
- 7. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 subquestions), **should have a mix of topics** under that module.
- 8. The students have to answer 5 full questions, selecting one full question from each module.

# The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE

# component only. Questions mentioned in the SEE paper shall include questions from the practical component).

• The minimum marks to be secured in CIE to appear for SEE shall be the 15 (50% of maximum marks-30) in the theory component and 10 (50% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be

included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 40% of the maximum marks to qualify in the SEE. Marks secured will be scaled down to 50. (Student has to secure an aggregate of 50% of maximum marks of the course(CIE+SEE)

# Suggested Learning Resources:

**Text Books** 

- 1. Digital Signal Processing Principles, Algorithms, and Applications by John G. Proakis, Prentice-Hall International Inc., 4th Edition, 2012.
- 2. Theory and Application of Digital Signal Processing by Lawrence R. Rabiner and Bernard Gold.

## **Reference Books**

- 1. Oppenheim, Alan V. Discrete-time signal processing. Pearson Education India, 1999.
- 2. Mitra, Sanjit Kumar, and YonghongKuo. Digital signal processing: a computer-based approach. Volume 2. New York: McGraw-Hill Higher Education, 2006.

#### Web links and Video Lectures (e-Resources):

- 1. https://ekeeda.com/degree-courses/electrical-engineering/advanced-digital-signal-processing
- 2. https://dss-kiel.de/index.php/teaching/lectures/lecture-advanced-digital-signal-processing

#### Skill Development Activities Suggested

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Able to analyze and implement the frequency analysis & correlation of discrete-time linear time	L4
	invariant systems.	
CO2	Able to implement sampling rate conversion by decimation & Interpolation process and design	L4
	digital filter banks	
CO3	Able to analyze forward and backward linear prediction of a stationary random process using	L4
	Levinson-Durbin Algorithm	
CO4	Able to understand and analyze adaptive filters and its application using LMS algorithm & RLS	L4
	algorithm.	
CO5	Able to understand parametric & non-parametric methods for power spectrum estimation.	L2

# **Professional Elective -I**

	Nanoelectronics				
Course Code	22LEL231	CIE Marks	50		
Teaching Hours/Week (L:P: SDA)	2:0:2	SEE Marks	50		
Total Hours of Pedagogy	25 Hours of teaching and 10-12 ses for Skill Development Activitie	sions Total Marks	100		
Credits	Credits 3 Exam Hours 03				
Course Learning objectives: This c	ourse will enable students to:				
• Know the principles behind	d Nanoscience engineering and Nanoelectronics.				
• Apply the knowledge to p	repare and characterize nanomaterials				
Know the effect of particle	s size on mechanical thermal optical and electric	cal properties of nanomaterial	s		
<ul> <li>Design the process flow re</li> </ul>	a size on meenanear, merman, optical and electric				
• Design the process now re	equired to fabricate state of the art transistor tech	a ta alara la alta.			
Analyse the requirements I	or new materials and device structure in the lutur	e technologies.			
	Wiodule-1				
Introduction: Overview of nanosc	ience and engineering. Development milestone	es in microfabrication and e	lectronic industry.		
Moores' law and continued miniatu	rization, Classification of Nanostructures, Elec	tronic properties of atoms ar	nd solids: Isolated		
atom, Bonding between atoms, Gia	nt molecular solids, Free electron models and	energy bands, crystalline sol	ids, Periodicity of		
crystal lattices, Electronic conduction	on, effects of nanometer length scale, Fabricati	on methods: Top down prod	cesses, Bottom up		
processes methods for templating the	growth of nanomaterials, ordering of nano syste	ms.	· ·		
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation	S			
	Module-2				
Characterization: Classification, M	icroscopic techniques, Field ion microscopy, sca	unning probe techniques, diff	raction techniques:		
bulk and surface diffraction techn	iques, spectroscopy techniques: photon, radiof	requency, electron, surface	analysis and dept		
profiling: electron, mass. Ion beam,	Reflectometry. Techniques for property measure	ement: mechanical, electron.	magnetic, thermal		
properties	remensioner, reeningues for property measure		inagiorie, tierinar		
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation	2			
Teaching-Dear Imig Trocess	Madada 2				
	Module-3				
Inorganic semiconductor nanostr	uctures: overview of semiconductor physics.	Quantum confinement in ser	miconductor		
nanostructures: quantum wells, quan	tum wires, quantum dots, super-lattices, band off	sets, electronic density of state	es.		
CarbonNanostructures: Carbon me	blecules, Carbon Clusters, Carbon Nanotubes, app	lication of Carbon Nanotubes	5.		
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation	IC			
	Module-4				
Exprination taskniquest requirement	nte of ideal somiconductor pritorial arouth of	wantum walls lithe menhy o	nd atabing alaquad		
adage over growth growth of visional	autorial semiconductor, epitaxiai growin or a	quantum wens, nulography a	vinas Quantum wall		
edge over growth, growth of vicinal	substrates, strain induced dots and wires, electro	Statically induced dots and v	wires, Quantum weil		
width fluctuations, thermally anneale	d quantum wells, semiconductor nanocrystals, co	olloidal quantum dots, self-ass	sembly techniques.		
<b>Physical processes:</b> modulation dop	ing, quantum hall effect, resonant tunneling, cha	rging effects, ballistic carrier	transport, Inter band		
coherence and dephasing characterize	Light emission processes, phonon bottleneck, d	ectrical and structural	ct, nonlinear effects,		
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation				
Teaching-Dearning Trocess					
	Module-5				
Methods of measuring properties:	atomic, crystallography, microscopy, spectroscop	by.			
Applications: Injection lasers, quan	tum cascade lasers, single-photon sources, biolo	gical tagging, optical memori	es, coulomb		
blockade devices, photonic structure	s, QWIPs, NEMS, MEMS.				
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation	c			
reaching-Dear ining r rocess	chark and tark include / I ower out I resentation				
Assessment Details (both CIE and	SEE)				
The weightage of Continuous Interna	al Evaluation (CIE) is 50% and for Semester End	Exam (SEE) is 50%. The min	nimum passing mark		
for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be					
deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not					
less than 50% (50 marks out of	less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End				
Examination) taken together.	Examination) taken together.				
Continuous Internal Evaluation:					
1. Three Unit Tests each of	1. Three Unit Tests each of 20 Marks				
2. Two assignments each of 20 Marks or one Skill Development Activity of 40 marks					
to attain the COs and POs	to attain the COs and POs				
The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks					
The sum of thee tests, two assignments/skin Development red rides, will be select down to be harks					

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

## Suggested Learning Resources:

#### **Text Books**

1. 'Nanoscale Science and Technology', Ed Robert Kelsall, Ian Hamley, Mark Geoghegan, John Wiley, 2007

2. 'Introduction to Nanotechnology', Charles P Poole, Jr, Frank J Owens, John Wiley, Copyright 2006, Reprint 2011.

## **Reference Book:**

1.'Hand Book of Nanoscience Engineering and Technology', Ed William A Goddard III, Donald W Brenner, Sergey

E. Lyshevski, Gerald J Iafrate, CRC press, 2003

## Web links and Video Lectures (e-Resources):

- 1. https://www.digimat.in/nptel/courses/video/117108047/L01.html
- 2. <u>https://archive.nptel.ac.in/courses/117/108/117108047/</u>

## Skill Development Activities Suggested:

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

## Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Know the principles behind Nanoscience engineering and Nanoelectronics.	L2
CO2	Apply the knowledge to prepare and characterize nanomaterials.	L3
CO3	Know the effect of particles size on mechanical, thermal, optical and electrical properties of	L2
	nanomaterials	
CO4	Design the process flow required to fabricate state of the art transistor technology	L3
CO5	Analyze the requirements for new materials and device structure in the future technologies.	L3

		<b>Reconfigurable Computing</b>		
Course Code		22LEL232	CIE Marks	50
Teaching Hours/Week (L:P: SDA)		2:0:2	SEE Marks	50
Total Hours of Pedagogy		25 Hours of teaching and 10-12 sessions for Skill Development Activities	Total Marks	100
Credits	Credits 03 Exam Hours 03			
Course Leorning objectives. This	aouraouvillanah	lastudantata		
Course Learning objectives: This		restudentsto:	_	
• Understand the fundame	ental principles	and practices in reconfigurable architectur	e.	
• Simulate and synthesize	e the reconfigur	able computing architectures.		
• Understand the FPGA d	lesign principle	s, and logic synthesis	,	
• Integrate hardware and s	software techno	ologies for reconfiguration computing focus	sing on partial	
reconfiguration design.	for a variate of	annlightions on signal processing and syste	m an ahin aanfiquatia	
Design digital systems i	ior a variety of	Modulo 1	in on emp configuratio	115.
Introduction, History Deconfigure	abla va Drogoga	vor based system BC Arabitecture Reconfi	nurabla Lagia Daviasa	Field
Programmable Gate Array, Coarse Reconfigurable Computers, A surve	e Grained Reco ey ofReconfigu	onfigurableArrays.Reconfigurable Comput rable Computing System.	ing System: Parallel P	Processing on
Teaching-Learning Process	Chalk and ta	lk method / PowerPoint Presentations		
		Module-2		
Languages and Compilation: Des	sign Cycle, La	nguages, HDL, High Level Compilation, L	ow level Design flow	. Debugging
Reconfigurable Computing Applica	ations.			
Teaching-Learning Process	Chalk and ta	lk method / PowerPoint Presentations		
		Module-3		
<b>Implementation</b> : Integration, FPC	GA Design flo	w, Logic Synthesis. High Level Synthesi	s for Reconfigurable	Devices: Modelling,
Teaching-Learning Process	Chalk and ta	lk method / PowerPoint Presentations		
		Module-4		
Doutial Descriftor Design	Dautial Daaraf	initian Design Bitsteren Manimulation	: 4h ID: 4a Tha a	lan Daalan flass. The
Early Access Design Flow, Creat Design.	ting Partially I	Reconfigurable Designs, Partial Reconfig	uration using Hansel-	C Designs, Platform
Teaching-Learning Process	Chalk and ta	lk method / PowerPoint Presentations		
	•	Module-5		
<b>Signal Processing Applications</b> : R Software Radio, Image and video p	Reconfigurable orocessing, Loca	computing for DSP, DSP application buildi al Neighbourhood functions, Convolution.	ng blocks, Examples: l	Beamforming,
Teaching-Learning Process	Chalk and talk	method / PowerPoint Presentations		
Assessment Details (both CIE and	d SEE)			
The weightage of Continuous Inter	nal Evaluation	(CIE) is 50% and for Semester End Exam	(SEE) is 50%. The mi	nimum passing mark
for the CIE is 50% of the maximum	m marks. Minii	num passing marks in SEE is 40% of the i	naximum marks of SE	E. A student shall be
deemed to have satisfied the acadet	mic requirement	ats and earned the credits allotted to each s	ubject/ course if the st	udent secures not less
than $50\%$ (50 marks out of 100) it	n the sum tota	l of the CIE (Continuous Internal Evaluat	ion) and SEE (Semest	er End Examination)
taken together	ii uie suiii tota	if of the CIE (Continuous Internal Evaluat	ion) and SEE (Semest	
taken together.				
Continuous Internal Evaluation:				
<b>3.</b> Three Unit Tests each o	of <b>20 Marks</b>			
4. Two assignments each o to attain the COs and POs	of <b>20 Marks</b> or	one Skill Development Activity of 40 ma	rks	
The sum of three tests, two assignm	nents/skill Deve	elopment Activities, will be scaled down to	o 50 marks	
CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the				
course.				
Semester End Examination:				
6. The SEE question paper	r will be set for	100 marks and the marks scored will be pro-	oportionately reduced t	io 50.
7. The question paper will	have ten full o	uestions carrying equal marks	r internet ji reduced t	
8. Each full question is for	or 20 marks. T	here will be two full questions (with a m	aximum of four sub-	auestions) from each
module.				
9. Each full question will have a sub-question covering all the topics under a module.				
10. The students will have to	o answer five f	ull questions, selecting one full question fro	om each module	
·				

## Suggested Learning Resources:

#### **Text Books**

- 1. Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays by M. Gokhale and P. Graham, Springer, ISBN: 978-0-387-26105-8, 2005.
- 2. Introduction to Reconfigurable Computing: Architectures, Algorithms and Applications by C. Bobda, Springer, ISBN: 978-1-4020-6088-5, 2007.

#### **Skill Development Activities Suggested:**

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

#### Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Understand the new paradigm of Computing which offers flexibility, scalability and performance.	L2
CO2	Understand the notion of system/circuit redesign on the fly using dynamic reconfiguration. T	L2
CO3	Able to optimize the given system specific to underlying reconfigurable hardware.	L3
CO4	Able to bring the notion of evolvable circuit on Reconfigurable hardware.	L3
CO5	Designing a reconfigurable computing and how to utilize them for solving challenging computational problems.	L3

	Сгур	tography and Network Security		
Course Code	22LE	EL233	CIE Marks	50
Teaching Hours/Week (L:P: SE	A) 2:0:2		SEE Marks	50
Total Hours of Pedagogy	25 He Deve	ours of teaching and 10-12 sessions for Sk clopment Activities	ill Total Marks	100
Credits	3		Exam Hours	
<ul> <li>Course Learning objectives:</li> <li>Study the network securiciphers and their principle</li> <li>Understand the concept of security related problems</li> <li>Understand the design print</li> <li>Comprehend the concept</li> <li>Study the security threats</li> </ul>	y model, security atta s. Modular Arithmetic nciples of Public key c of secured electronic tr to networks and their c nd attacks, OSI securit encryption, decryptio	acks, mechanisms and services and to den and its application in public key cryptogr cryptosystems for encryption, key exchange cansaction with web security considerations counter measures. Module-1 ty model, symmetric key cryptography,sub nand key generation, DES: design principl	nonstrate use of various syn aphy and apply the knowled e and authentication. s. stitution techniques: playfai les, AES: encryption and dec	nmetric key dge to solve r and cryption
model, steganography. <b>Teaching-Learning</b> Chalk	and Talk / Power Poin	t Presentations		
Process				
<b>.</b>		Module-2		
Galois fields, extended Euclid's	theorem, discrete log	problem, Chinese remainder theorem.ellipt	tic curve arithmetic, principl	es of
public key cryptosystems.		r,	, principi	
Teaching-Learning ProcessChalk	and Talk / Power Poin	t Presentations		
		Module-3		
algorithm, Diffie Hellman key functions, requirements and secTeaching-Learning ProcessChalk	xcnange, cryptograph Irity, hash functions ba and Talk / Power Poin	ased on cipher block chaining, secure hash the Presentations	algorithm (SHA).	simple hash
		Module-4		
Web security considerations:	web security threats.	web traffic security approaches, secure so	ckets laver and transport la	ver security:
SSL architecture, SSL record j transport layer security, secure	rotocol, change ciphe lectronic transaction: {	er spec protocol, alert protocol, handshake SET overview, Dual signature, payment pr	e protocol, cryptographic co ocessing.	omputations,
Teaching-Learning Chalk	and Talk / Power Poin	t Presentations		
		Module-5		
Viruses and related threats:	Malicious programs,	the nature of viruses, types of viruses,	macro viruses, e-mail virus	ses, worms,
firewalls: Firewall characterist trusted systems, trojan horse de	ence.	, firewall configurations, Trusted systems	s: Data access control, the	concept of
Teaching-Learning Cha	k and Talk / Power Po	int Presentations		
Assessment Details (both CIF	and SEE)			
The weightage of Continuous I for the CIE is 50% of the maxi deemed to have satisfied the ac	ternal Evaluation (CII num marks. Minimum demic requirements a	E) is 50% and for Semester End Exam (SE a passing marks in SEE is 40% of the max nd earned the credits allotted to each subje	EE) is 50%. The minimum p imum marks of SEE. A student sect/ course if the student sec	assing mark dent shall be ures not less
than 50% (50 marks out of 10 taken together.	) in the sum total of	the CIE (Continuous Internal Evaluation)	and SEE (Semester End E	xamination)
Continuous Internal Evaluation	n:			
<ol> <li>Three Unit Tests each</li> <li>Two assignments each to attain the COs and POs</li> </ol>	of <b>20 Marks</b> of <b>20 Marks</b> or <b>one S</b>	Skill Development Activity of 40 marks		
The sum of three tests, two assi CIE methods /question paper course.	nments/skill Developr is designed to attain	ment Activities, will be scaled down to 50 the different levels of Bloom's taxonon	marks ny as per the outcome defi	ned for the

#### Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

## Suggested Learning Resources:

#### Books

- 1. William Stallings, "Cryptography and Network security: principles and practice", 2nd Edition, Prentice Hall of India, New Delhi,2002 and onwards
- 2. Behrouz A. Fourouzan, "Cryptography and Network security" Tata McGraw-Hill, 2008 and onwards.
- 3. Atul Kahate," Cryptography and Network security", 2ndEdition, Tata McGraw-Hill, 2008 and onwards.
- 4. H. Yang et al., Security in Mobile Ad Hoc Networks: Challenges and Solution, IEEE Wireless Communications, 2004 and onwards.

#### Web links and Video Lectures (e-Resources):

- 1. https://swayam.gov.in/
- 2. https://nptel.ac.in/

#### **Skill Development Activities Suggested**

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

# Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Identify and describe different techniques in modern cryptography	L2
CO2	Employ the modular arithmetic fundamentals to cryptography	L4
CO3	Describe, recognize and use the principles of Public key cryptosystems forvarious applications.	L4
CO4	Recognize the use of cryptography in Data Networks	L4
CO5	Analyze the security issues related to internet and networks	L5

ADVANCED COMMUNICATION SYSTEMS			
Course Code	22LEL234	CIE Marks	50
Teaching Hours/Week (L:P: SDA)	(2:0:2)	SEE Marks	50
Total Hours of Pedagogy	25 Hours of teaching and 10-12 sessions for Skill Development Activities	essions ties Total Marks 100	
Credits	03	Exam Hours	03
<ul> <li>Course Learning objectives: Thiscoursewillenablestudents:         <ul> <li>To understand the concept of low pass and Band pass signals during modulation at the Transmitter.</li> <li>To analyze the Receiver performance for various types of single carrier symbol modulations through ideal and AWGN channels.</li> <li>To apply single carrier equalizers for various modulation schemes and detection methods for defined channel models</li> <li>To understand the concepts of synchronization for carrier and symbol timing recovery at receiver.</li> <li>To understand the concepts of spread spectrum systems for communications in a Jamming, multiuser and low power intercept environment.</li> </ul> </li> <li>Module-1</li> <li>Signal Representation: Low pass representation of band pass signals, Low pass representation of band pass random process.</li> <li>Modulation: Representation of digitally modulated Signals, Modulation Schemes without memory (Band Limited Schemes - PAM, BPSK, QPSK, MPSK, MQAM, Power Limited Schemes – FSK, MFSK, DPSK, DQPSK), modulation schemes with memory (Basics of CPFSK and CPM – Full Treatment of MSK), Transmit PSD for Modulation Schemes.</li> </ul>			
	Activity based method, Seminar		Stuff storning,
	Module-2		
without and with memory (FSK, DPSK, DQP       Teaching-Learning Process	SK), Comparison of detection schemes.	on, You tube videos, I	Brain storming,
	Modulo 3		
Bandlimited Channels: Band limited channel Duobinary and Modified Duobinary signallin Linear Equalizers: Zero forcing Equalizer, 1 DFE, Performance of DFE. Adaptive equalization: Adaptive linear equal Teaching Learning Process	el characterization, signalling through band lin g schemes. MSE and MMSE. <b>Non-Linear Equalizers</b> : D lizer, adaptive decision feedback equalizer.	nited linear filter chan vecision - feedback eq	nels, Sinc, RC, ualization, Predictive
reaching-Learning Frocess	Activity based method. Seminar	oli, 1 ou tube videos, i	Stant storning,
	Module-4		
Synchronization – Signal Parameter estimation, Carrier Phase Estimation, Symbol Timing Recovery, Performance of ML estimators. Fading – Large scale, small scale; Statistical characterization of multipath channels – Delay and Doppler spread, classification of multipath channels, Binary signalling over frequency non selective Rayleigh fading channel.			
Teaching-Learning Process	Ceaching-Learning Process         Chalk and talk method, Power Point Presentation, You tube videos, Brain storming,           A stivity based method         Comparison		
Module-5			
<b>Spread Spectrum Signals For Digital Communication</b> : Model of spread spectrum digital communication system, Direct sequence spread spectrum signals, some applications of DS spread spectrum signals, generation of PN sequences, Frequency hopped spreadspectrum signals, Time hopping SS, Synchronization of SS systems.			
Teaching-Learning Process         Chalk and method, Set	talk method, Power Point Presentation, You tu eminar	ibe videos, Brain storr	ning, Activity based

### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# **Continuous Internal Evaluation:**

- 1. Three Unit Tests each of 20 Marks
- 2. Two assignments each of 20 Marks or one Skill Development Activity of 40 marks to attain the COs and POs
- The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

## Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

# Suggested Learning Resources:

## Books

- 1. 1'Digital Communications', John G. Proakis, Masoud Salehi, Pearson Education, ISBN:978-9332535893, 5th edition, 2014
- Digital Communications: Fundamentals and Applications: Fundamentals & Applications', Bernard Sklar, Pearson Education, ISBN: 9788131720929, 2nd edition, 2009
- 3. 'Digital Communications Systems', Simon Haykin, Wiley, ISBN:9788126542314, 1st edition, 2014

## Massive Open Online Courses:

- 1. Modern Digital Communication Techniques-By Prof. Suvra Sekhar Das | IIT Kharagpur
- 2. Principles of Signal Estimation for MIMO/ OFDM Wireless Communication-By Prof. Aditya K. Jagannatham | IIT Kanpur

# Skill Development Activities Suggested

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

Sl. No.	Description	Blooms Level
CO1	Explain the concept of low pass and Bandpass signals representations at the Transmitter, process of Detection and Estimation at the receiver in the presence of AWGN only.	L2
CO2	Evaluate Receiver performance for various types of single carrier symbol modulations through ideal and AWGN Non-bandlimited and bandlimited channels.	L3
CO3	Design single carrier equalizers for various symbol modulation schemes and detection methods for defined channel models, and compute parameters to meet desired rate and performance requirements.	L4
CO4	Explain the concepts of multi-channel signaling scheme and synchronization for carrier and symbol timing recovery at receiver.	L2
CO5	Design and Evaluate Non band limited and Non power limited spread spectrum systems for communications in a Jamming environment, multiuser situation and low power intercept environment.	L4

Γ

	<b>Optical Communication and Networking</b>			
Course Code	22LEL235	CIE Marks	50	
Teaching Hours/Week (L:P: SDA)	2:0:2	SEE Marks	50	
Total Hours of Pedagogy	25 Hours of teaching and 10-12 sessions for Skill Development Activities	Total Marks	100	
Credits	3	Exam Hours	03	
Course Learning objectives: This cours	e will enable students to:			
• Understand the various optical	devices and how they operate.			
Recognize and choose various	components for optical networking in accordance w	vith the established des	ign requirements	
Acquire knowledge of the elem	ents of data transmission, loss obstacles, and other	network operating arti	facts.	
Acquire knowledge of the prob	lems associated with setting up and maintaining the	e optical network's acc	ess component while	
keeping up with current data tra	ansmission trends.			
Build a WDM network and exp	olore the management of components and networks.			
	Module-1			
Introduction to optical networks: Optic Different losses, Nonlineareffects, Solution	cal Networks, optical packet switching, <b>Propagatio</b> ons. <b>OpticalComponents</b> ( <b>Part-1</b> ): Couplers,Isolate	<b>n of signals in optical</b> ors andCirculators.	fiber:	
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation	S		
	Module-2			
Ideal receivers, Practical direct detection r	exers and Filters, Optical Amplifiers, detectors. More receivers, Optical preamplifiers, Bit error rates, Col	dulation - Demodula herent detection.	tion: Formats,	
Teaching-Learning Process	Teaching-Learning Process       Chalk and talk method / PowerPoint Presentations			
	Module-3			
TransmissionSystemEngineering:Syste	mmodel,Powerpenalty,Transmitter,Receiver,Crossta	ılk.		
ClientLayersofopticallayer:SONET/SD	H:Multiplexing,layers,Framestructure.	11 C:1:	- JDtime	
Asynchronous i ransierwoode: A i Miuno	ctions, Adaptationayers, QuantyoiService(QoS)andi	lowcontrol,Signalinga	nakouting.	
<b>Teaching-Learning Process</b>	Chalk and talk method / PowerPoint Presentation	s		
	Module-4			
WDM networkelements:Opticallinetern WDMNetworkDesign:Costtrade-offs,L7	ninals, Opticallineamplifiers,OpticalAdd/DropMult IDandRWAproblems,Routingandwavelengthassign	iplexers, Optical cross ment,Wavelengthconv	connects. version.	
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation	S		
	Module-5			
ControlandManagement(Part- 1):Networkmanagementfunctions,manage ControlandManagement(Part- 2):Performanceandfaultmanagement,Imp. Configurationmanagement_Optical Safet	ementframework,Informationmodel,managementpro actoftransparency,BERmeasurement,Opticaltrace,A	otocols,Layerswithin op larmmanagement,	ptical layer.	
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation	S		

#### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

# **Continuous Internal Evaluation:**

## 1. Three Unit Tests each of **20 Marks**

- 2. Two assignments each of 20 Marks or one Skill Development Activity of 40 marks
- to attain the COs and POs

The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

## Suggested Learning Resources:

## Text Books

 $`Optical Networks', Rajiv Ramaswami, Kumar N. Sivarajan and Galan HS as a ki, Morgan Kaufman Publishers, 3rdedition, 2010. \\ \end{tabular} Reference Books:$ 

- 1. 'Optical fiber communication', John M.Senior, Pearson edition, 2000.
- 2. 'OpticalfiberCommunication',GerdKeiser,JohnWiley,NewYork,5thEdition,2017.
- 3. 'FiberOptic Networks', P. E. Green, PrenticeHall, 1994.

#### Web links and Video Lectures (e-Resources):

- 1. https://onlinecourses.nptel.ac.in/noc20\_ph07/preview
- 2. https://www.classcentral.com/course/swayam-optical-communications-6699

#### **Skill Development Activities Suggested:**

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

	Course outcome (Course Skill Set) Attheend of the course the student will be able to: At the end of the course the student will be able to :					
	Sl. No.	Description	Blooms Level			
	CO1	Comprehend the various optical devices and their working strategies	L2			
	CO2	Recognize and select various optical networking components according to the prescribed design specifications	L2			
	CO3	Learn the aspects of data transmission, loss hindrances, and other artifacts affecting the network operation	L2			
	CO4	Learn the issues involved in setting up and maintaining access part of the optical network with the latest trends in the data communication	L2			
1	CO5	Design a WDM network and study the component and network management aspects	L4			

Error Control Coding				
Course Code	22LEL241	CIE Marks	50	
Teaching Hours/Week (L:P:SDA)	2:0:2	SEE Marks	50	
Total Hours of Pedagogy	25 HoursofTeachingand10to12sessionsofSki IlDevelopment Activities.	Total Marks	100	
Credits	03	Exam Hours	03	

Course Learning objectives: Thiscoursewillenablestudentsto:

- Understand the concept of the Entropy, information rate and capacity for the Discrete memoryless channel.
- Apply modern algebra and probability theory for the coding.
- Compare Block codes such as Linear Block Codes, Cyclic codes, etc. and Convolutional codes.
- Detect and correct errors for different data communication and storage systems.
- Analyze and implement different Block code encoders and decoders, and also convolutional encoders and decoders including soft and hard Viterbi algorithm.

Module-1         Information theory: Introduction, Entropy, Source coding theorem, discrete memoryless channel, Mutual Information, Channel Capacity Channel coding theorem. Introduction to algebra: Groups, Fields, binary field arithmetic, Construction of Galois Fields GF (2m) and its properties, (Only statements of theorems without proof) Computation using Galois field GF (2m) arithmetic, Vector spaces and Matrices.         Teaching-Learning Process       Chalk and Talk / Power Point Presentations.         Module-2       Module-2         Linear block codes: Generator and parity check matrices, Encoding circuits, Syndrome and error detection, Minimum distance considerations, Error detecting and error correcting capabilities, Standard array and syndrome decoding, Single Parity Check Codes (SPC), Repetition codes, Self dual codes, Hamming codes, Reed-Muller codes. Product codes and Interleaved codes.         Teaching-Learning Process       Chalk and Talk / Power Point Presentations.         Module-3       Module-3			
Information theory: Introduction, Entropy, Source coding theorem, discrete memoryless channel, Mutual Information, Channel Capacity Channel coding theorem. Introduction to algebra: Groups, Fields, binary field arithmetic, Construction of Galois Fields GF (2m) and its properties, (Only statements of theorems without proof) Computation using Galois field GF (2m) arithmetic, Vector spaces and Matrices.         Teaching-Learning Process       Chalk and Talk / Power Point Presentations.         Module-2         Linear block codes: Generator and parity check matrices, Encoding circuits, Syndrome and error detection, Minimum distance considerations, Error detecting and error correcting capabilities, Standard array and syndrome decoding, Single Parity Check Codes (SPC), Repetition codes, Self dual codes, Hamming codes, Reed-Muller codes. Product codes and Interleaved codes.         Teaching-Learning Process       Chalk and Talk / Power Point Presentations.         Module-3       Module-3			
Teaching-Learning Process       Chalk and Talk / Power Point Presentations.         Module-2         Linear block codes: Generator and parity check matrices, Encoding circuits, Syndrome and error detection, Minimum distance considerations, Error detecting and error correcting capabilities, Standard array and syndrome decoding, Single Parity Check Codes (SPC),Repetition codes, Self dual codes, Hamming codes, Reed-Muller codes. Product codes and Interleaved codes.         Teaching-Learning Process       Chalk and Talk / Power Point Presentations.         Module-3			
Module-2         Linear block codes: Generator and parity check matrices, Encoding circuits, Syndrome and error detection, Minimum distance considerations, Error detecting and error correcting capabilities, Standard array and syndrome decoding, Single Parity Check Codes (SPC),Repetition codes, Self dual codes, Hamming codes, Reed-Muller codes. Product codes and Interleaved codes.         Teaching-Learning Process       Chalk and Talk / Power Point Presentations.         Module-3			
Linear block codes:       Generator and parity check matrices, Encoding circuits, Syndrome and error detection, Minimum distance considerations, Error detecting and error correcting capabilities, Standard array and syndrome decoding, Single Parity Check Codes (SPC), Repetition codes, Self dual codes, Hamming codes, Reed-Muller codes. Product codes and Interleaved codes.         Teaching-Learning Process       Chalk and Talk / Power Point Presentations.         Module-3			
considerations, Error detecting and error correcting capabilities, Standard array and syndrome decoding, Single Parity Check Codes (SPC), Repetition codes, Self dual codes, Hamming codes, Reed-Muller codes. Product codes and Interleaved codes.         Teaching-Learning Process       Chalk and Talk / Power Point Presentations.         Module-3			
Teaching-Learning Process     Chalk and Talk / Power Point Presentations.       Module-3			
Module-3			
<b>Cyclic codes:</b> Introduction, Generator and parity check polynomials, Encoding of cyclic codes, Syndrome computing and error detection, Decoding of cyclic codes, Error trapping Decoding, Cyclic hamming codes, Shortened cyclic codes.			
Teaching-Learning Process         Chalk and Talk / Power Point Presentations.			
Module-4			
<ul> <li>GF (q),Reed -Solomon codes.</li> <li>Majority Logic decodable codes: One -step majority logic decoding, Multiple-step majority logic.</li> </ul>			
Teaching-Learning Process       Chalk and Talk / Power Point Presentations.			
Module-5			
<b>Convolution codes:</b> Encoding of convolutional codes: Systematic and Nonsystematic Convolutional Codes, Feedforward encoder inverse, A catastrophic encoder, Structural properties of convolutional codes: state diagram, state table, state transition table, tree diagram, trellis diagram. Viterbi algorithm, Sequential decoding: Log Likelihood Metric for Sequential Decoding.			
Teaching-Learning Process         Chalk and Talk / Power Point Presentations.			
<ul> <li>Assessment Details (both CIE and SEE)</li> <li>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</li> <li>Continuous Internal Evaluation: <ol> <li>Three Unit Tests each of 20 Marks</li> <li>Two assignments each of 20 Marks or one Skill Development Activity of 40 marks to attain the COs and POs</li> </ol> </li> <li>The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks</li> <li>CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.</li> </ul>			

#### Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

#### **Suggested Learning Resources:**

Textbooks:

- 1. 'Digital Communication systems', Simon Haykin, Wiley India Private. Ltd, ISBN 978-81-265-4231-4, First edition, 2014
- 2. 'Error control coding', Shu Lin and Daniel J. Costello. Jr, Pearson, Prentice Hall, 2nd edition, 2004

# **Reference Books:**

- 1. 'Theory and practice of error control codes', Blahut. R. E, Addison Wesley, 1984
- 2. 'Introduction to Error control coding', Salvatore Gravano, Oxford University Press, 2007
- 'Digital Communications Fundamentals and Applications', Bernard Sklar, Pearson Education (Asia) Pvt. Ltd., 2nd Edition, 2001

#### Web links and Video Lectures (e-Resources):

- 1. <u>https://www.mooc.org/</u>
- 2. https://onlinecourses.nptel.ac.in/

# Skill Development Activities Suggested:

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

### Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Understand the concept of the Entropy, information rate and capacity for the Discrete memoryless	
	channel.	
CO2	Apply modern algebra and probability theory for the coding.	L3
CO3	Compare Block codes such as Linear Block Codes, Cyclic codes, etc. and Convolutional codes.	L2
CO4	Detect and correct errors for different data communication and storage systems.	L3
CO5	Analyze and implement different Block code encoders and decoders, and also convolutional encoders and decoders including soft and hard Viterbi algorithm.	L4

		SoCDesign				
Course Code	22LEL	.242	CIE Marks	50		
Teaching Hours/Week (L:P: SDA)	2:0:2		SEE Marks	50		
Total Hours of Pedagogy	25 Hou Skill D	urs of teaching and 10-12 sessions for Development Activities	Total Marks	100		
Credits	3	*	Exam Hours	3		
<ul> <li>Course Learning Objectives:</li> <li>To understand the organization and implementation of the 3- and 5-stage pipeline ARM processor cores and ARM instruction set architecture.</li> <li>To understand the needs high-level language in application development.</li> </ul>						
To Know the issues involv systems.     To loom different ADM in	teren eenes eeneent	of momony hierorchy and monogement	the production testing	of board-level		
• To learn different AKM in	neger cores, concept	Module-1				
ARMOrganizationandImplementa	ation:3-stagepipeline	ARMorganization.5-				
stagepipelineARMorganization,ARM The ARM Instruction Set: (B,BL),Branch,BranchwithLinkande	Ainstructionexecution Introduction, Exectange(BX,BLX),	n,ARMimplementation,TheARMcoproces sceptions, Conditional execution, SoftwareInterrupt(SWI).	sorinterface. Branch and Brand	ch with Link		
Teaching-Learning Process	Chalk and talk / Pow	ver point presentations				
		Module-2				
The ARM Instruction Set (Continu only), Single word and unsignedbyt transferinstructions,Swapmemoryand registertransferinstructions,Coproces transfers, Breakpoint instruction (BR	The ARM Instruction Set (Continued ) Data processing instructions, Multiply instructions, Count leading zeros (CLZ - architecture v5T only), Single word and unsigned byte data transfer instruction, Half-word and signed byte data transfer instructions, Multiple register transferinstructions, Swapmemoryandregisterinstructions(SWP), Statusregistertogeneral registertransfer instructions, General registertostatus registertransferinstructions, Coprocessorinstructions, Coprocessor data transfers, Coprocessor register transfers, Breakpoint instruction (BRK - architecturev5Tonly), Unusedinstruction space, Memoryfaults, ARMarchitecturevariants					
Teaching-Learning Process	Chalk and talk / Pov	ver point presentations				
	Module-3					
Architectural Support for High TheARMfloating-point architecture environment.	<b>h-Level Languages</b> e, Expressions,Cond	s: Abstraction in software design, l itional statements, Loops, Functions a	Data types, Floating- ndprocedures,Useofmo	-pointdata types, emory, Run-time		
Teaching-Learning Process     Chalk and talk / Power point presentations						
· · ·	Module-4					
Architectural Support for System Development: The ARM memory interface, The Advanced MicrocontrollerBusArchitecture(AMBA), The ARM reference peripheralspecification, Hardware systemprototypingtools, The ARMulator, The JTAG boundary scan test architecture. The ARM debug architecture. Embedded Trace. Signal processing support						
Teaching-Learning Process	Chalk and talk / Pov	wer point presentations				
		Module-5				
ARM ProcessorCores:ARM7TDM	I,ARM8,ARM9TDM	II,ARM10TDMI,Discussion,Examplean	lexercises.			
Memory Hierarchy: Memory size management, Examples and exercises.	and speed, On-chip	memory, Caches, Cache design - an exan	ple, Memory			
Teaching-Learning Process	Chalk and talk / Pov	ver point presentations				
Assessment Details (both CIE and	SEE)					
The weightage of Continuous Intern	nal Evaluation (CIE)	is 50% and for Semester End Exam (S	EE) is 50%. The minin	mum passing mark		
for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be						
deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less						
than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.						
Continuous Internal E-sheating						
1 Three Unit Tasts and af 2	0 Morks					
<ol> <li>Three Onit Tests each of 2</li> <li>Two assignments each of 2</li> </ol>	<ol> <li>Three only reals each of 20 Marks</li> <li>Two assignments each of 20 Marks or one Skill Development Activity of 40 marks</li> </ol>					
to attain the COs and POs The sum of three tests two assignment	ents/skill Developme	nt Activities will be sealed down to 50 s	marks			
The sum of three tests, two assignine	marshin Developine	in rich villes, will be scaled down to 50	IIIII NO			

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

#### Suggested Learning Resources:

#### Books

- 1. Steve Furber "ARM System-On-Chip Architecture" Addison Wesley, 2ndedition
- 2. Joseph Yiu "The Definitive Guide to the ARM Cortex-M3", Newnes, (Elsevier), 2ndedition, 2010.
- 3. Sudeep Pasricha and NikilDutt," On-Chip Communication Architectures: System on Chip Interconnect", Morgan Kaufmann Publishers, 2008.
- 4. Michael Keating, Pierre Bricaud "Reuse Methodology Manual for System on Chip designs", Kluwer Academic Publishers, 2ndedition, 2008.

## Web links and Video Lectures (e-Resources):

- 1. <u>https://youtu.be/PRQXzjTrCJY</u>
- 2. <u>https://youtu.be/HNbeVvfFKsQ</u>

# Skill Development Activities Suggested:

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

#### Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Apply the 3- and 5-stage pipeline ARM processor cores and analyse the implementation issues.	L3
CO2	Use the concepts and methodologies employed in designing a System- on-chip (SoC) based around a microprocessor core and in designing the microprocessor core itself.	L3
CO3	Understand how SoCs and microprocessors are designed and used, and why a modern processor is designed the way that it is.	L2
CO4	Use integrated ARM CPU cores (including Strong ARM) that incorporate full support for memory management.	L3
CO <sub>5</sub>	Analyze the requirements of a modern operating system and use the ARM architecture to address the same	L4

		Micro Electro Mechanical Systems			
Course Code		22LEL243	CIE Marks	50	
Teaching Hours/Week (L:P:SDA)		2:0:2	SEE Marks	50	
Total Hours of Pedagogy		25 Hours of teaching and 10-12 sessions for Skill Development Activities	Total Marks	100	
Credits		3	Exam Hours	03	
<ul> <li>Course Learning objectives:</li> <li>To explain MEMS</li> <li>To understand the working principles of micro systems</li> <li>To analyze the scaling laws in miniaturization</li> </ul>					
		Module-1			
<b>OverviewofMEMSandMicrosystem</b> MicrosystemsandMicroelectronics, N	s:MEMSa Iultidiscip	ndMicrosystem,TypicalMEMSandMicrosyste inaryNatureofMicrosystems,Miniaturization.	msProducts,Evolution Applications andMarl	ofMicrofabrication, kets.	
Teaching-Learning Process	Chalk ar	d talk method / PowerPoint Presentations			
		Module-2			
WorkingPrinciplesofMicrosystems: eters,Microfluidics. EngineeringScienceforMicrosystem	Introductions Designa	n,Microsensors,Microactuation,MEMSwithN ndFabrication:	licroactuators,Microad	ccelerom	
Introduction, AtomicStructureofMatte molecularForces, DopingofSemicond	ers,Ionsand uctors,The	Ionization,MolecularTheory Diffusion Process,Plasma Physics, Electroche	emistry.	ofMatterandInter-	
Teaching-Learning Process	Chalk ar	d talk method / PowerPoint Presentations			
		Module-3			
Engineering Mechanics for Micros Thermomechanics, Fracture Mechani Teaching-Learning Process	ystems De ics, Thin F	sign: Introduction, Static Bending of Thin Pl ilm Mechanics, Overviewon Finite Element S d talk method / PowerPoint Presentations	ates, Mechanical Vibr Stress Analysis.	ation,	
Teaching-Learning Trocess	Iteaching-Learning rrocess     Chaik and talk method / rowerroint rresentations       Module 4				
		Mount 4			
Scaling LawsinMiniaturization: Introduction,ScalinginGeometry,Scal BodyDynamics,ScalinginElectrostati in HeatTransfer.	linginRigic cForces,Sc	- alingofElectromagneticForces,ScalinginElec	tricity, Scaling inFluic	Mechanics, Scaling	
Teaching-Learning Process	Chalk ar	d talk method / PowerPoint Presentations			
		Module-5			
OverviewofMicro-manufacturing:I manufacturing,SurfaceMicromachinin MicrosystemDesign: Introduction,D	ntroductio ng,TheLIG esign Cons	n,BulkMicro- AProcess,SummaryonMicromanufacturing. iderations,ProcessDesign,Mechanical Design	I,UsingFiniteElementN	Method.	
Teaching-Learning Process	Chalk ar	d talk method / PowerPoint Presentations			
<ul> <li>Assessment Details (both CIE and SEE)</li> <li>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</li> <li>Continuous Internal Evaluation: <ol> <li>Three Unit Tests each of 20 Marks</li> <li>Two assignments each of 20 Marks or one Skill Development Activity of 40 marks to attain the COs and POs</li> </ol> </li> <li>The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks</li> <li>CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.</li> </ul>					

#### Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

# Suggested Learning Resources:

#### **Text Books**

MEMSandMicrosystems:Design,ManufactureandNanoscaleEngineering',Tai-RanHsu,JohnWiley&Sons,ISBN:978-0470-08301-7.2ndEdition.2008

#### **ReferenceBooks:**

- 1. 'Microand NanoFabrication:ToolsandProcesses',HansH. Gatzen,VolkerSaile,JurgLeuthold,Springer, 2015
- 2. 'MicroElectroMechanicalSystems(MEMS)', DilipKumarBhattacharya, BrajeshKumarKaushik, CengageLearning.

#### Web links and Video Lectures (e-Resources):

- 1. https://www.mooc.org/
- 2. https://onlinecourses.nptel.ac.in/

#### **Skill Development Activities Suggested:**

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

#### Course outcome (Course Skill Set)

Attheend of the course the student will be able to:

Sl. No.	Description	Blooms Level
CO1	Abletounderstand the MEMS and Micro systems	L1 L2
CO2	Abletounderstand and analyze the mechanics for Microsystems design	L1 L2 L3
CO3	Abletoanalyzethe scaling laws in miniaturization	L4
CO4	Simplify the design of micro devices, micro systems using the MEMS fabrication process	L4
CO5	Choose a micromachining technique, such as bulk micromachining and surface micromachining	L3
	for a specific MEMS fabrication process	

Course Code       22LEL244       CIE Marks       50         Teaching Hours/Week (L:P: SDA)       2:0:2       SEE Marks       50         Total Hours of Pedagogy       25 Hours of teaching and 10-12 sessions for Skill Development Activities       Total Marks       100         Credits       3       Exam Hours       03         Course Learning objectives:       03       03         •       To understand a typical embedded system and its constituents       03         •       To learn the selection process of processor and memory for the embedded and real-time systems       03         •       To learn communication buses and protocols used in the embedded and real-time systems       03         •       To learn various approaches to real-time scheduling       04         •       To learn software development process and tools for RTOS applications       Module-1         Real-Time Systems and Resources: Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Re- entrant Functions.       Teaching-Learning Process         Teaching-Learning Process       Chalk and talk method / PowerPoint Presentations       Module-2				
Teaching Hours/Week (L:P: SDA)       2:0:2       SEE Marks       50         Total Hours of Pedagogy       25 Hours of teaching and 10-12 sessions for Skill Development Activities       Total Marks       100         Credits       3       Exam Hours       03         Course Learning objectives:       03       03         • To understand a typical embedded system and its constituents       03         • To learn the selection process of processor and memory for the embedded and real-time systems       03         • To learn communication buses and protocols used in the embedded and real-time systems       03         • To learn various approaches to real-time scheduling       04         • To learn software development process and tools for RTOS applications       Module-1         Real-Time Systems and Resources: Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Re-entrant Functions.         Teaching-Learning Process       Chalk and talk method / PowerPoint Presentations         Module-2       Module-2				
Total Hours of Pedagogy       25 Hours of teaching and 10-12 sessions for Skill Development Activities       Total Marks       100         Credits       3       Exam Hours       03         Course Learning objectives:       •       03         •       To understand a typical embedded system and its constituents       •       03         •       To learn the selection process of processor and memory for the embedded systems       •       •         •       To learn communication buses and protocols used in the embedded and real-time systems       •       •         •       To understand real-time operating system and the types of RTOS       •       •       •         •       To learn various approaches to real-time scheduling       •       •       •       •         •       To learn software development process and tools for RTOS applications       •       •       •       •         •       To learn software development process: Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions.         Teaching-Learning Process       Chalk and talk method / PowerPoint Presentations       •       •         Module-2       •       •       •       •       •       •				
Credits       3       Exam Hours       03         Course Learning objectives:       •       03         •       To understand a typical embedded system and its constituents       •       03         •       To learn the selection process of processor and memory for the embedded systems       •       •         •       To learn the selection process of processor and memory for the embedded systems       •       •         •       To learn communication buses and protocols used in the embedded and real-time systems       •       •         •       To understand real-time operating system and the types of RTOS       •       •       •         •       To learn various approaches to real-time scheduling       •       •       •       •         •       To learn software development process and tools for RTOS applications       •       •       •       •         •       To learn software development process and tools for RTOS applications       •				
Course Learning objectives:  To understand a typical embedded system and its constituents  To learn the selection process of processor and memory for the embedded systems  To learn communication buses and protocols used in the embedded and real-time systems  To understand real-time operating system and the types of RTOS  To learn various approaches to real-time scheduling  To learn software development process and tools for RTOS applications  Module-1  Real-Time Systems and Resources: Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions.  Teaching-Learning Process Chalk and talk method / PowerPoint Presentations  Module-2				
<ul> <li>To understand a typical embedded system and its constituents</li> <li>To learn the selection process of processor and memory for the embedded systems</li> <li>To learn communication buses and protocols used in the embedded and real-time systems</li> <li>To understand real-time operating system and the types of RTOS</li> <li>To learn various approaches to real-time scheduling</li> <li>To learn software development process and tools for RTOS applications</li> </ul> <b>Module-1 Real-Time Systems and Resources:</b> Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions. <b>Teaching-Learning Process</b> Chalk and talk method / PowerPoint Presentations <b>Module-2</b>				
<ul> <li>To learn the selection process of processor and memory for the embedded systems</li> <li>To learn communication buses and protocols used in the embedded and real-time systems</li> <li>To understand real-time operating system and the types of RTOS</li> <li>To learn various approaches to real-time scheduling</li> <li>To learn software development process and tools for RTOS applications</li> </ul> <b>Real-Time Systems and Resources:</b> Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions. <b>Teaching-Learning Process</b> Chalk and talk method / PowerPoint Presentations <b>Module-2</b>				
<ul> <li>To learn communication buses and protocols used in the embedded and real-time systems</li> <li>To understand real-time operating system and the types of RTOS</li> <li>To learn various approaches to real-time scheduling</li> <li>To learn software development process and tools for RTOS applications</li> </ul> <b>Module-1 Real-Time Systems and Resources:</b> Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions. <b>Teaching-Learning Process</b> Chalk and talk method / PowerPoint Presentations <b>Module-2 Module-2</b>				
<ul> <li>To understand real-time operating system and the types of RTOS</li> <li>To learn various approaches to real-time scheduling</li> <li>To learn software development process and tools for RTOS applications</li> </ul> <b>Module-1</b> Real-Time Systems and Resources: Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions.           Teaching-Learning Process         Chalk and talk method / PowerPoint Presentations           Module-2				
<ul> <li>To learn various approaches to real-time scheduling</li> <li>To learn software development process and tools for RTOS applications         Module-1     </li> <li>Real-Time Systems and Resources: Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions.     </li> <li>Teaching-Learning Process         Chalk and talk method / PowerPoint Presentations     </li> <li>Module-2</li> </ul>				
To learn software development process and tools for RTOS applications     Module-1  Real-Time Systems and Resources: Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions.  Teaching-Learning Process Chalk and talk method / PowerPoint Presentations  Module-2  Resource Scheduling Scheduling Scheduling Scheduler (Concepts)  Resource Scheduling Scheduling Scheduling Scheduler (Concepts)				
Module-1         Real-Time Systems and Resources: Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions.         Teaching-Learning Process       Chalk and talk method / PowerPoint Presentations         Module-2       Module-2				
Real-Time Systems and Resources: Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions.         Teaching-Learning Process       Chalk and talk method / PowerPoint Presentations         Module-2         Description if the Destriction Scheduler Scheduler Concepts (Concepts) (Conce				
Teaching-Learning Process     Chalk and talk method / PowerPoint Presentations       Module-2				
Module-2				
<b>Processing with Real Time Scheduling:</b> Scheduler Concepts, Pre-emptive Fixed Priority Scheduling Policies with timing diagrams				
and problems and issues, Feasibility, Rate Monotonic least upper bound, Necessary and Sufficient feasibility, Deadline –Monotonic Policy, Dynamic priority policies, Alternative to RM policy.				
Teaching-Learning Process         Chalk and talk method / PowerPoint Presentations				
Module-3				
<b>Memory and I/O</b> : Worst case execution time, Intermediate I/O, Shared Memory, ECC Memory, Flash file systems. Multi-resource Services, Blocking, Deadlock and live lock, Critical sections to protect shared resources, Missed deadline, QoS, Reliability and Availability. Similarities and differences. Reliable software. Available software				
Togehing Learning Process Chalk and talk method / PowerPoint Presentations				
Module-4				
Debugging Components, Exceptions, assert, checking return codes, Single-step debugging, Test access ports, Trace Ports.				
Teaching-Learning Process         Chalk and talk method / PowerPoint Presentations				
Module-5				
<b>Process and Threads</b> : Process and thread creations, Programs related to semaphores, message queue, shared buffer applications involving intertask /thread communication.				
Teaching-Learning Process         Chalk and talk method / PowerPoint Presentations				
Assessment Details (both CIE and SEE)				
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark				
for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be				
deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not				
less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End				
Examination) taken together.				
Continuous Internal Evaluation:				
<ol> <li>Three Unit Tests each of 20 Marks</li> <li>Two assignments each of 20 Marks or one Skill Development Activity of 40 marks</li> </ol>				
to attain the COs and POs				
The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks				
course.				
Semester End Examination:				
1) The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.				

2) The question paper will have ten full questions carrying equal marks.

- 3) Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4) Each full question will have a sub-question covering all the topics under a module.
- 5) The students will have to answer five full questions, selecting one full question from each module

#### Suggested Learning Resources:

#### **Textbooks:**

- 1. 'Real-Time Embedded Systems and Components', Sam Siewert, Cengage Learning, India Edition, 2007.
- 2. 'Embedded/Real Time Systems, Concepts, Design and Programming, Black Book', Dr. K.V.K.K Prasad, Dream Tech Press, New edition, 2010.

#### **Reference Books:**

1. 'Real Time System', James W S Liu, Pearson Education, 2008.

2. 'Programming for Embedded Systems', Dream Tech Software Team, John Wiley, India Pvt. Ltd., 2008.

# Skill Development Activities Suggested:

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

#### Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Recognize and classify real-time systems	L2
CO2	Apply software development process to a given RTOS application	L2
CO3	Design a given RTOS based application	L3
CO4	Ability to use commercial tools to develop RTOS based applications	L3

	Simulation, Modelling and Analysis					
Course Code		22LEL245	CIE Marks	50		
Teaching Hours/Week (L:P:SD	A)	2:0:2	SEE Marks	50		
Total Hours of Pedagogy		25 Hours of teaching and 10-12 sessions for Skill Development Activities	Total Marks	100		
Credits		3	Exam Hours	03		
Course Learning objectives:	Thiscoursewille	nablestudentsto:				
• Define the basics of sin	nulation modelli	ng and replicating the practical situations in c	organizations			
• Generate random num	bers and random	variates using different techniques.	-			
• Develop simulation mo	odel using heuris	tic methods.				
Analysis of Simulation	models using in	put analyzer, and output analyzer.				
• Explain Verification and	nd Validation of	simulation model.				
		Module-1				
Basic Simulation Modeling:N	ature of simulat	ion, Systems, Models and Simulation, Discre	te- Event Simulation.	Simulation of Single		
Server Queuing System, Simul sound simulation study, and oth	lation of inventoner types of simu	ry system, Parallel and distributed simulation lation, Advantages and disadvantages.	n and the high-level	architecture, Steps in		
Teaching-Learning Process	Chalk and talk	method / PowerPoint Presentations				
	1	Module-2				
Review of Basic Probability a	and Statistics: F	andom Variables and their properties, Simul	ationOutput Data and	Stochastic		
Processes, Estimation of Means	, Variances and	Correlations, ConfidenceIntervals and Hypoth	hesis tests for the Mea	m.		
Building valid, credible and a	ppropriately de	etailed simulation models: Introduction and	definitions, Guideline	s for determining the		
level of model's detail, Mana	gement's Role	in the Simulation Process, Techniques for i	increasing model val	idity and credibility,		
Statistical procedure for compa	ring the real-wo	rld observations and simulation output data.				
Teaching-Learning Process	Chalk and talk	method / PowerPoint Presentations				
	I	Module-3				
Selecting Input Probability D	vistributions: Us	seful probability distributions, activity I, II an	dIII. Shifted and trun	cated distributions;		
Specifyingmultivariate distribu arrival process.	Specifyingmultivariate distribution, correlations, and stochastic processes; Selecting the distribution in the absence of data, Models of arrival process.					
Teaching-Learning Process	Chalk and talk	method / PowerPoint Presentations				
	Module-4					
Random Number Generators Generating the Random Vari	:Linear congrue	ntial Generators, Other kinds, Testing number oproaches, generating continuous random var	r generators, iates, generating disc	rete random variates,		
generating random vectors, and	generating random vectors, and correlated random variates: Generating arrival processes.					
Teaching-Learning Process	Chalk and talk	method / PowerPoint Presentations				
		Module-5				
Output data analysis for a s	ingle system:T <sub>1</sub>	ransient and steady state behavior of a stock	astic process. Type	s of simulations with		
regard to analysis; Statistical an	nalysis for termin	nating simulation; Statistical analysis for stea	dy state parameters: S	Statistical analysis for		
steady state cycle parameters; N	steady state cycle parameters; Multiple measures of performance, Time plots of important variables.					
Teaching-Learning Process	Chalk and talk	method / PowerPoint Presentations				
Assessment Details (both CIE	and SEE)					
The weightage of Continuous I	nternal Evaluation	on (CIE) is 50% and for Semester End Exam	(SEE) is 50%. The m	inimum passing mark		
for the CIE is 50% of the maxi	mum marks. Mi	nimum passing marks in SEE is 40% of the n	naximum marks of SE	EE. A student shall be		
deemed to have satisfied the a	deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not					
less than 50% (50 marks out	less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End					
Examination) taken together.						
Continuous Internal Evaluation:						
1. Three Unit Tests each	1. Three Unit Tests each of 20 Marks					
2. Two assignments each of 20 Marks or one Skill Development Activity of 40 marks						
to attain the COs and PO	s					
The sum of three tests, two assignments/skill Development Activities, will be scaled down to 50 marks						

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

#### Semester End Examination:

- 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
- 2. The question paper will have ten full questions carrying equal marks.
- 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
- 4. Each full question will have a sub-question covering all the topics under a module.
- 5. The students will have to answer five full questions, selecting one full question from each module

## Suggested Learning Resources:

## **Text Books**

1. Averill Law, "Simulation modeling and analysis", McGraw Hill 4th edition, 2007.

## **Reference Books:**

- 2. TayfurAltiok and Benjamin Melamed, "Simulation modeling and analysis with ARENA", Elsevier, Academic press, 2007.
- 3. Jerry Banks, "Discrete event system Simulation", Pearson, 2009
- 4. Seila Ceric and Tadikamalla, "Applied simulation modeling", Cengage, 2009.
- 5. George. S. Fishman, "Discrete event simulation", Springer, 2001.
- 6. Frank L. Severance, "System modeling and simulation", Wiley, 2009..

## **Skill Development Activities Suggested:**

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

#### Course outcome (Course Skill Set)

Sl. No.	Description	Blooms Level
CO1	Describe the role of important elements of discrete event simulation and modeling paradigm	L2
CO2	Conceptualize real world situations related to systems development decisions, originating from source requirements and goals.	L4
CO3	Develop skills to apply simulation software to construct and execute goal-driven system models.	L4
CO4	Interpret the model and apply the results to resolve critical issues in a real world environment.	L3

Advanced Communication Lab						
Course C	ode	22LELL26	CIE Marks	50		
Teaching Hours/Week (L:P:SDA)		1:2:0	SEE Marks	50		
Total Hours of Pedagogy		13 Hours of teaching and 10-13 Practical sessions	Total Marks	100		
Credits		2	Exam Hours	03		
PartA: EDA Using Cadence OrCAD or OrCAD Lite or any EDA Tool, designandverify the following:						
Sl. No.	Experiments					
1	SimulationofASKmodulationandde	nodulation				
2	SimulationofFSKmodulationand demodulation					
3	SimulationofBPSKmodulationand demodulation					
4	SimulationofQPSKmodulationand demodulation					
5	SimulationofsignalconstellationQPSK with Rayleigh fading and AWGN					
6	SimulationofsignalconstellationM-aryQAM with AWGN fading					
7	Tosimulatethecommunicationlink					
8	TosimulateZeroForcingalgorithm					
9	Tosimulate LMSalgorithm					
10	Generation of m-Sequence and verifyits properties					
11	GenerationGold Sequenceand verify	itsproperties				
<ul> <li>ConductofPracticalExamination:         <ol> <li>Alllaboratoryexperiments areto beincludedforpracticalexamination.</li> <li>Studentsareallowed topickoneexperiment fromthe lot.</li> <li>Strictlyfollowtheinstructionsasprintedon thecoverpageofanswerscript forbreakup ofmarks.</li> <li>Changeofexperiment is allowedonlyonce and Marksallotted totheprocedureparttobemadezero.</li> </ol> </li> </ul>						

#### AssessmentDetails(bothCIEandSEE)

TheweightageofContinuousInternalEvaluation(CIE)is50% and forSemesterEndExam(SEE)is50%. The minimum passing markfor the CIE is 50% of the maximum marks. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 40% of maximum marks in the semester-end examination (SEE). In total of CIE and SEE student has to secure 50% maximum marks of the course.

#### ContinuousInternalEvaluation(CIE):

CIEmarksforthepracticalcourseis 50Marks.

Thesplit-upofCIEmarksfor record/journalandtest arein theratio 60:40.

- 1. Eachexperimenttobeevaluatedforconductionwithobservationsheetandrecordwriteup.Rubricsfortheevaluationofthejournal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known tostudentsatthebeginning of the practical session.
- $2. \ \ Records hould contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.$
- $3. \ \ \, Totalmarks scored by the students are scaled \ \, downed to 30 marks (60\% of maximum marks).$
- 4. Weightageto begivenforneatnessandsubmission of record/write-upontime.
- 5. Departmentshallconduct02testsfor100marks,thefirsttestshallbeconductedafterthe8<sup>th</sup>weekofthesemesterandthesecondt estshall be conducted after the 14<sup>th</sup> weekofthe semester.
- Ineachtest,testwriteup,conductionofexperiment,acceptableresult,andproceduralknowledgewillcarryaweightageof60% and the rest 40% for viva-voce.
- 7. Thesuitablerubricscan bedesignedtoevaluateeach studentsperformanceand learningability.
- 8. Theaverageof02 tests isscaleddown to **20marks**(40% of the maximum marks).

TheSumofscaled-downmarks scored inthereport write-up/journal and average marksoftwo tests is thetotal CIE marksscored by the student.

#### SemesterEndEvaluation(SEE):

- 9. SEEmarksfor thepractical course is 50 Marks.
- 10. SEEshallbeconducted jointlybythetwo examiners of the same institute, examiners are appointed by the University.
- 11. Alllaboratory experiments are to be included for practical examination.
- 12. (Rubrics)Breakupofmarksandtheinstructionsprintedonthecoverpageoftheanswerscripttobestrictlyadheredtobytheexaminers. **OR**based onthecourserequirementevaluation rubricsshallbedecided jointlybyexaminers.
- 13. Students canpickonequestion (experiment) from the questions lot prepared by the internal/external examiners jointly.
- 14. Evaluationoftestwrite-up/conduction procedureandresult/vivawill beconducted jointlybyexaminers.
- 15. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% ofmaximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, basedon course type, rubrics shallbedecidedbythe examiners)
- 16. Changeofexperimentisallowed onlyonceand 10% Marksallotted to the procedure part to be made zero.

ThedurationofSEEis03 hours

# Suggested ONLINE courses

Sl. No.	Course code	Course Title	National Coordinator	Instructor
1		Introduction To Internet Of Things (12 Weeks)	NPTEL	Prof. Sudip Misra IIT Kharagpur
2	l	Basics of software defined Radios (4 Weeks)	NPTEL	Prof. Meenakshi Rawat IIT Roorkee
3		Principles of Signal Estimation for MIMO/ OFDM Wireless Communication (12 Weeks)	NPTEL	Prof. Aditya K. Jagannatham IIT Kanpur
4		Programming In Java ( 12 Weeks)	NPTEL	Prof. DebasisSamanta IIT Kharagpur
5	22AUD27	Fiber Optic Communication Technology (12 Weeks)	NPTEL	Prof. Deepa Venkatesh IIT Madras
6		Introduction to Wireless and Cellular Communications ( 12 Weeks)	NPTEL	Prof. R. David Koilpillai IIT Madras
7		Introduction to Computer and Network Performance Analysis using Queuing Systems (4 Weeks)	NPTEL	Prof. Varsha Apte IIT Bombay
8		LaTeX &XFig - typesetting software ( 06 Weeks)	AICTE	Prof Kannan Moudgalya, Principal Investigator of Spoken Tutorial Project Indian Institute of Technology Bombay